

Sil3726 SATA Port Multiplier Data Sheet

Document # Sil-DS-0121-C1

Silicon Image, Inc.

June, 2006

Silicon Image, Inc. reserves the right to make changes to the product(s) or specifications to improve performance, reliability, or manufacturability. Information furnished is believed to be accurate and reliable, but Silicon Image, Inc. shall not be responsible for any errors that may appear in this document. Silicon Image, Inc. makes no commitment to update or keep current the information contained in this document.

However, no responsibility is assumed for its use; or any infringement of patents or other rights of third parties, which may result from its use. No liability is assumed as a result of their use or application. No rights under any patent accompany the sale of any such product(s) or information.

Silicon Image, Inc. products are not designed or intended for use in Life Support Systems. A Life Support System is a product or system intended to support or sustain life, which if it fails, can be reasonably expected to result in significant personal injury or death. If Buyer or any of its direct or indirect customers applies any product purchased or licensed from Silicon Image, Inc. to any such unauthorized use, Buyer shall indemnify and hold Silicon Image, Inc., its affiliates and their respective suppliers, harmless against all claims, costs, damages and expenses arising directly or indirectly, out of any such unintended or unauthorized use, even if such claims alleges that Silicon Image, Inc. or any other person or entity was negligent in designing or manufacturing the product. Specifications are subject to change without notice

Copyright Notice

Copyright © 2006 Silicon Image, Inc. All rights reserved. These materials contain proprietary and confidential information (including trade secrets, copyright and other interests) of Silicon Image, Inc. You may not use these materials except only for your bona fide non-commercial evaluation of your potential purchase of products and/services from Silicon Image or its affiliates, and/or only in connection with your purchase of products and/or services from Silicon Image or its affiliates, and only in accordance with the terms and conditions herein. You have no right to copy, modify, transfer, sublicense, publicly display, create derivative works of or distribute these materials, or otherwise make these materials available, in whole or in part, to any third party.

Trademark Acknowledgment

Silicon Image™, VastLane™, SteelVine™, PinnaClear™, Simplay™, Simplay™, Satalink™, and TMDS™ are trademarks or registered trademarks of Silicon Image, Inc. in the United States and other countries. HDMI™, the HDMI logo and High-Definition Multimedia Interface™ are trademarks or registered trademarks of, and are used under license from, HDMI Licensing, LLC.

Further Information

To request other materials, documentation, and information, contact your local Silicon Image, Inc. sales office or visit the Silicon Image, Inc. web site at www.siliconimage.com.

Revision History

Revision	Date	Comment
Α	4/2005	Derived from preliminary specification rev. 0.51
В	6/2006	Updated green package, Converted to standard format
С	7/2006	Datasheet is no longer under NDA, removed confidential markings.

Table of Contents

Table of Contents	3
Table of Figures	5
Table of Tables	5
Overview	6
Description	6
Features	6
Overall Features	
Robust, High Performance PHY Technology	
Storage System Features	
Architecture Features	
Functional Block Diagram	
SATA Ports	
LED Modes	
Device/Host LED Modes	
System LED Modes	
High Speed Serial Interface Optimization	
PHY Configuration Settings	
Tx Eye Measurement	
GPIO Support	
BIST Support	
Serial ATA Power Mode Request	
Device Enumeration Sequence	
Storage Enclosure Support	
Internal Register Space	
General Status and Control (GSCR) Registers	12
Port Status and Control Registers (PSCR)	17
Device Initialization	
Auto-Initialization from the EEPROM	20
EEPROM Specifications	
EEPROM Read/Write Operations	
System Reset	
Electrical Characteristics	23
Absolute Maximum Ratings	
DC Specifications	23
SATA Interface DC Specifications	24
CLKI SerDes Input Reference Clock Requirements	
SATA Interface Timing Specifications	
SATA Interface Transmitter Output Jitter Characteristics	26
Pin Descriptions	27
Sil 3726 SATA Port Multiplier Pin-out	27
Package Pin Descriptions	37
Pin Descriptions	37
Package Information	38
Dimensions	38
© 2006 Silicon Image, Inc.	Sil-DS-0121-C1

Sil3726 SATA Port Multiplier Data Sheet

Silicon	lmage,	Inc
JIIICUIT	imayc,	IIIC.

Part Ordering Numbers:	39
References	40

Table of Figures

Figure 1: Sil 3726 SATA Port Multiplier Block Diagram Figure 2: Enclosure Management Support Overview. Figure 3: I ² C Transfer Timing. Figure 4: I ² C Random Read and Write Timing. Figure 5: I ² C Block Transfer. Figure 6: Power-Up Reset Circuit. Figure 7: Eye Diagram. Figure 8: Sil3726 Pinout Diagram.	11 21 22 22 24
Figure 9: 364 Ball HSBGA Package Dimensions (in Millimeters)	
Figure 10: Marking Specification - Sil3726CBFigure 11: Marking Specification - Sil3726CBHU	
Table 1: Device or Host LED Modes and Descriptions	8
Table 4: SError Bit Definitions	
Table 5: Absolute Maximum Ratings	
Table 6: DC Specifications	
Table 7: SATA Interface DC Specifications	
Table 8: CLK1 SerDes Reference Clock Input Requirements	
Table 9: SATA Interface Timing Specifications	25
Table 10: SATA Interface Transmitter Output Jitter Characteristics (1.5 G)	2620
Table 12: Sil3726 Pin List (Sorted by Pin Name)	
Table 13: Sil3726 Pin List (Sorted by Pin Number)	
Table 14: Power Supply Pin List	

Overview

Description

Silicon Images Sil 3726 SATA Port Multiplier is 1-to-5 SATA Port Multiplier designed to provide a high performance link between a single SATA host port and five SATA device ports. With its unique data aggregation capability and 3 Gbps serial link capability, the Sil 3726 SATA Port Multiplier is able to take full advantage of 3 Gbps host link bandwidth and FIS-based switching host controllers by bundling together data from device ports and sending it over the 3 Gbps host link. Additionally, the feature-rich Sil 3726 supports all the port multiplier related SATA II extensions allowing system designers to exploit the full potential of SATA in their storage solutions.

The Sil 3726 SATA Port Multiplier supports host and device link rates of 1.5 Gbps and 3 Gbps with autonegotiation allowing system designers to utilize 3 Gbps host links with today's 1.5 Gbps hard drives, and to future-proof designs for the emergence of 3 Gbps SATA hard drives. Additionally, the Sil 3726 contains a SATA Enclosure Management Bridge (SEMB) to pass in-band enclosure management information between the host and an enclosure management device. Other important features include, programmable high drive capability for backplane and external applications, asynchronous notification to eliminate the need for host polling to determine if a device has been added or removed, and hot plug support.

The Sil 3726 is designed for optimum power, performance and price. It is based on Silicon Images industry leading SATALink technology. It leverages much of the circuit innovation at the physical layer of Silicon Image's proprietary reduced-overhead Multi-layer Serial Link (MSLTM) architecture, which was pioneered and proven with our market-leading PanelLink® products. Silicon Image has shipped over 35 million units of PanelLink® products for host systems and displays in the PC and the CE markets, notable for their noisy operating conditions.

Features

Overall Features

- One-to-five native SATA Port Multiplier
- Full support for FIS-based switching and command-based switching SATA host controllers
- Advanced data aggregation architecture for ultra-fast read and write operations with FIS-based switching controllers
- 21mm x 21mm, 364 pin BGA package with a 20 x 20 array of balls
- High-speed, native SATA connections to host and device
- Host and device status and activity LEDs

Robust, High Performance PHY Technology

- 1.5 Gbps and 3.0 Gbps PHY support with auto-negotiation
- Compliant with SATA II external PHY specifications
- Independently programmable PHY settings to support extended PCB trace lengths and external SATA applications
- Industry proven SATALink technology

Storage System Features

- Hot-plug and ATAPI support
- SATA Enclosure Management Bridge (SEMB) support with I²C interface to the external Storage Enclosure Processor (SEP)
- Far-end Re-timed loop-back BIST for host initiated system testing
- Supports host control of hard disk drive staggered spin-up
- Asynchronous notification support

Architecture Features

- Features independent 8 kByte FIFO per device serial ATA channel for reads and writes
- High performance data movement between all SATA ports

Applications

- Expansion Storage Bricks
- Disk Shelves
- Storage Enclosures

Functional Block Diagram

Figure 1 shows the Block Diagram for the Sil 3726 SATA Port Multiplier.




Figure 1: Sil 3726 SATA Port Multiplier Block Diagram

The following sections will describe the features of the port multiplier.

SATA Ports

The host port supports the SATA-II speed of 3 Gbps and auto-negotiates to 1.5 Gbps to interface with SATA-I host controllers. The device ports operate at SATA-II speeds of 3 Gbps or auto-negotiate to 1.5 Gbps. All ports support hot plug and extended (48 bit LBA) drive capability.

LED Modes

Device/Host LED Modes

Table 1 shows the device or host LED modes and descriptions. The mode is determined by the LED_MODE pin (pin A3). LED pins are open-drain and sink current up to 12mA in their low voltage active state (LED On), or are high impedance in their high voltage non-active state (LED Off). These signals will operate with an external pull-up resistor and LED.

Each activity will turn on or off LED0 for approximately 70ms. The blinking rate is approximately 400ms on and 400ms off.

LED_MODE LED1 LED0 Description Off Off 0 (PC mode) Power on, no device attached 0 (PC mode) On Off PHY communication established, (activity = LED0 On) 0 (PC mode) Blink Blink Error 1 (Enterprise mode) Off Off Power on, no device 1 (Enterprise mode) Off Error On

Table 1: Device or Host LED Modes and Descriptions

System LED Modes

Table 2 shows the System LED modes and their descriptions.

Signal

LED_S0

EEPROM load error
On: Loading error
Off: No loading errors

LED_S1

System ready
On: System is ready
Off: System is not ready

LED_S2

System error
On: System error
On: System error
On: System error
Off: No system error
Off: No system errors

Table 2: System LED Modes and Descriptions

In normal operation, if system reset is released, LED_S3 will turn-on while the firmware loads into the Sil 3726 SATA Port Multiplier (~ 1 second). When the firmware load is complete, LED_S1 will turn-on indicating the system is ready to be used.

High Speed Serial Interface Optimization

In order to accommodate different system environments, the port multiplier allows the designer to configure the device PHYs to support various cable/PCB lengths on each serial I/O independently.

PHY Configuration Settings

Table 3 shows the configuration settings and description for each high-speed serial port.

Pre-emphasis and equalization are used to compensate the signal degradation due to increased cable lengths. Without pre-emphasis or equalization, jitter at the receiver end will increase along with the increase of the cable length, causing signal degradation and Bit Error Rate problems. The effect may depend on the system environment. Factors such as cable quality, PCB implementation, receiver load, etc. all affect the signal quality. Please consult with Silicon Image's technical support department for more information.

Serial Port Signal **Settings and Description** HIO[2:0] = 0b000 (Default). PC motherboard to device applications up to 1m internal Host Port HIO[2:0] cable, external desktop up to 2m external cable ((2 Meter eSATA cable) or short backplane up to 18 inch of FR4 (0.012 mil trace width with 1 oz copper) HIO[2:0] = 0b001: Tx amplitude will be 100mV lager than 000 setting HIO[2:0] = 0b010 - 0b100 (Reserved, please consult with Silicon Image technical support for this detail): external desktop up to 4m external cable or short backplane up to 30 inch of FR4 (0.012 mil trace width with 1 oz copper) 0b 010: Only pre-emphasis enabled 0b 011: Only equalization enabled 0b111: Both pre-emphasis and equalization enabled HIO[2:0] = 0b101 - 0b111 (Reserved, Contact Silicon Image Technical Support for details): external desktop longer than 4m external cable or short backplane longer than 30 inch of FR4 (0.012 mil trace width with 1 oz copper) 0b010: Only pre-emphasis enabled 0b011: Only equalization enabled 0b111: Both pre-emphasis and equalization enabled DAIO[1:0] DxIO[1:0] = 0b00 (Default): PC motherboard to device applications up to 1m internal Device #0 cable, external desktop up to 2m external cable (2 Meter eSATA cable) or short Device #1 DBIO[1:0] backplane up to 18 inch of FR4 (0.012 mil trace width with 1 oz copper) Device #2 DCIO[1:0] DxIO[1:0] = 0b01: Tx amplitude will be 100mV lager than 00 setting Device #3 DDIO[1:0] DxIO[1:0] = 0b10 (Reserved. Contact Silicon Image Technical Support): external desktop DEIO[1:0] Device #4 up to 4m external cable or short backplane up to 30 inch of FR4 (0.012 mil trace width with 1 oz copper). Both pre-emphasis and equalization are enabled DxIO[1:0] = 0b11 (Reserved. Contact Silicon Image Technical Support): external desktop longer than 4m external cable or short backplane longer than 30 inch of FR4 (0.012 mil trace width with 1 oz copper). Both pre-emphasis and equalization are enabled

Table 3: PHY Configuration Settings

Tx Eve Measurement

The Sil 3726 SATA Port Multiplier has the capability to output random (scrambled) and deterministic data patterns (primitives) to downstream devices bypassing the OOB sequence for eye measurement testing.

Upon completing the device enumeration process, the port multiplier outputs COM_RESET/COMINIT periodically. This implementation maintains compatibility with the SATA compliant host/device and enables hot plug support. But this implementation also prevents evaluating the Tx eye quality by connecting it directly to the oscilloscope.

By bypassing the OOB sequence after the host completes the device enumeration sequence, the Tx will output a random data pattern. The port multiplier can bypass the OOB sequence by setting pin Y12 (OOB_BP) to high. In addition to this, if CONT primitive is disabled by setting pin Y11 (CONT_DIS) to high, the Tx will output a deterministic data pattern. The output generation (1.5 G or 3.0 G) can be selected by pin W12 (TX GEN).

The random data pattern is a scrambled data pattern and useful for eye mask testing. The deterministic pattern is a repetitive pattern of primitives and is useful for jitter analysis. The primitive is normally synchronous and includes Align primitives every 256DWORDs.

GPIO Support

The 32 bits in General Status and Control Register [130] each correspond to its associated General Purpose Output pin on a write (GPO[31:0]). If the bit is set to 0, the GPO will output a high logic level. Bits [2:9] and [22:29] are not assigned to the pins and the value in the bit field does not effect the operation.

The 32 bits in General Status and Control Register [130] each correspond to its associated General Purpose Input pin on a read (GPI[31:0]). If the GPI1 is high, bit 1 will be set. Some of these GPI pins are reserved for various other functions as follows.

- Bit fields [12:10 / EMID [2:0]
- Bit fields [9:2] / 1000 0000b
- Bit fields [24:14] / DEIO[1], DDIO[0], DCIO[1:0], DBIO[1:0], DAIO[1:0]
- Bits 27 and 25 / DEIO[0], DDIO[1]

GPI pins have internal pull-downs, and GPO pins are initialized to drive low by the firmware.

The Read/Write Port Multiplier command can be used to read or write the GSCR. Address 0x0F must be specified in PortNum field of the command FIS in order to read or write the GSCR. The details of the Read/Write Port Multiplier commands are defined in the SATA II Port Multiplier Specification.

BIST Support

The Sil 3726 SATA Port Multiplier supports far-end retimed loopback BIST only as a target as described by the SATA II Port Multiplier Specification. If the port multiplier receives a BIST activated FIS, it enters BIST mode and loops back the SATA interface. The port multiplier does not propagate the BIST activated FIS to the other ports.

Serial ATA Power Mode Request

Either the host or the devices may initiate power mode requests. If the request is initiated by the device, upon receipt of the appropriate PMREQ_P or PMREQ_S) request, the port multiplier sends back the PMACK primitives and disables the TxP/TxN pair for the port.

If the request is initiated by the host, the port multiplier sends back the PMACK primitives and disables the TxP/TxN pair for the host port. The port multiplier issues the PMREQ to the all attached devices. Upon receipt of PMACK primitives from the physical devices, the TxP/TxN pair will be disabled.

Device Enumeration Sequence

The device enumeration process is defined in the SATA II Port Multiplier Specification.

Upon receipt of the software reset with 0x0F as the PM port number, the Sil 3726 SATA Port Multiplier issues a Register Frame Information Structure (FIS) with the Port Multiplier Signature. Before receiving the software reset with 0x0F as the PM port number, the port multiplier delivers all Frame Information Structures to port 0 regardless of the PM port number value in the receiving FIS.

After sending the software reset with 0x0F as the PM port number, the PM aware host resets each device port by programming bit 1 in the SControl register and writing 0xFFFF_FFFF in the SError register to clear the bits in the register.

The host should examine the SStatus and SError registers to determine whether or not a device is connected to the device ports. If a device is attached to the port, the host should initialize the device before it using it for a read or a write operation.

Storage Enclosure Support

The Sil 3726 SATA Port Multiplier is compliant with the SATA II port multiplier specification. It has a SATA Enclosure Management Bridge (SEMB) that passes in-band enclosure management data between the host controller and a companion enclosure management device through an I²C bus.




Figure 2: Enclosure Management Support Overview

The port multiplier supports the SAF-TE and SES protocols. The host issues Enclosure Management commands through the SATA interface. Enclosure Management commands use the SEP_ATTN commands in the Command register and the SEP command code in the Features register. The SEP command protocol is defined in the SAF-TE or SES specification.

The I²C interface is multi-master capable and can transfer data at 0 - 400 kbits/s. The SEMB I²C address is 0001xxx0, where xxx are selected using pins EM_ID[2:0]. This allows up to eight SiI 3726 SATA Port Multipliers on the same SEMB I²C bus. The SEP I²C address should be 0xC0, as defined in the SATA II specification.

Internal Register Space

The Sil 3726 SATA Port Multiplier has 32-bit wide registers that control its internal operations.

General Status and Control (GSCR) Registers

These registers are defined in the SATA II Port Multiplier specification.

The Read/Write Port Multiplier command is used to read or write the GSCR registers. Address 0x0F must be specified in the PortNum field of the command FIS in order to read or write the GSCR. The Read/Write Port Multiplier commands are defined in the SATA II Port Multiplier Specification.

	Addr	Name	31	30	29	28	27	26	25	24
	0x00	Product				Dev	ice ID			
GS	GSCR[00]		23 22 21 20 19 18 17							16
						Dev	ice ID			
			15	14	13	12	11	10	9	8
				Vendor ID						
			7	6	5	4	3	2	1	0
						Ven	dor ID			
Bit	Label	R/W				Description	n			Default
This reg	jister defines t	he Device ID ar	nd Vendor I	D associat	ted with the	Sil 3726.				
31:16	Device ID	R	The defau Sil3726.	The default value of 0x3726 identifies the device as Silicon Image Sil3726.						
15:0	Vendor ID	R	This field	defaults to	0x1095 to	identify the	vendor as	Silicon Ima	age.	0x1095

4	Addr	Name	31 30 29 28 27 26 25							24	
(0x01	Revision				RS	VD0				
GS	CR[01]	Information	23	22	21	20	19	18	17	16	
			RSVD0								
			15	14	13	12	11	10	9	8	
					Re	vision ID/C	hip Revisio	n ID			
			7	6	5	4	3	2	1	0	
			RSVD0 PM spec							RSVD0	
Bit	Label	R/W		Description							
This register defines the revision ID associated with the Sil3726.											
31:16	RSVD0	R	This bit fie	eld is reser	ved and ref	urns a zero	value.			0x0000	
15:8	Revision ID/Chip Revision ID	R		This bit field is set to indicate the revision level of the chip design, revision 0x17 is defined by this specification.							
7:3	RSVD0	R	This bit fie	eld is reser	ved and ref	urns a zero	value.			0b00000	
2:1	PM spec	R	field is se	This register defines the Port Multiplier Specification Supports. This bit field is set to 0x11 to indicate that Sil 3726 supports the Port Multiplier Specification and 1.1.							
0	RSVD0	R	This bit fie	eld is reser	ved and ref	urns a zero	value.			0b0	

	Addr	Name	31	30	29	28	27	26	25	24	
	0x02	Port				RS	VD0				
GS	SCR[02]	Information	23	22	21	20	19	18	17	16	
						RS	VD0				
			15	14	13	12	11	10	9	8	
				RSVD0							
			7	6	5	4	3	2	1	0	
				RS	VD0		١	Number of	Fan-out po	rts	
Bit	Label	R/W				Description	1			Default	
This reg	gister defines ¡	oort information	associated	with the S	il3726.						
31:4	RSVD0	R	This bit fie	eld is reser	ved and re	turns a zero	value.			0x0000	
3:0	Number of	R		This bit field is set to 0x06 to indicate that Sil3726 supports one host and							
	Fan-out		five device	e ports.							
	ports										

	Addr	Name	31	30	29	28	27	26	25	24	
	0x20	Error				RSV	'DRW				
GS	SCR[32]	Information	23	22	21	20	19	18	17	16	
						RSV	'DRW				
			15	14	13	12	11	10	9	8	
						RSV	'DRW				
			7	6	5	4	3	2	1	0	
			RSVI	DRW	Error	Error	Error	Error	Error	Error	
					Informat	Informat	Informat	Informat	Informat	Informat	
			ion ion ion ion ion							ion	
Bit	Label	R/W		Description							
31:06	RSVDRW	R/W	This bit fie	eld is reser	ved and ref	turns the va	lue written	to it.		0x0000	
5	Error	R/W			hen the bits				are set.	0b0	
	Information		The bits u	ised for thi	s bit are se	lected by th	e GSCR[33	3]			
4	Error	R/W			hen the bits				are set.	0b0	
	Information				s bit are se			-			
3	Error	R/W			hen the bits				are set.	0b0	
	Information				s bit are se		•	•			
2	Error	R/W			hen the bits				are set.	0b0	
	Information				s bit are se		-	-			
1	Error	R/W			hen the bits				are set.	0b0	
	Information				s bit are se			•			
0	Error	R/W			hen the bits				are set.	0b0	
	Information		The bits u	ised for thi	s bit are se	ected by th	e GSCR[33	<u> </u>			

	Addr	Name	31	30	29	28	27	26	25	24	
0x21		Error	Error Information								
GSCR[33]		Information	23	22	21	20	19	18	17	16	
						Error In	formation				
			15	14	13	12	11	10	9	8	
			Error Information								
			7	6	5	4	3	2	1	0	
			Error Information								
Bit	Label	R/W				Descriptio	n			Default	
31:0	Error Information	R/W	Error Info	This bit field provides the bits used for error information in the GSCR[32] Error Information register. If the bit set to 1, that bit will be used by the GSCR[32].							

	Addr	Name	31 30 29 28 27 26 25									
	0x40	Optional				RS	SVD0					
GS	SCR[64]	Features	23	22	21	20	19	18	17	16		
		Support		RSVD0								
			15	14	13	12	11	10	9	8		
						RS	SVD0					
			7	6	5	4	3	2	1	0		
			RSVD0 Async notificati c SSC PMREQ on Transmi support t Enable support support						BIST support			
Bit	Label	R/W		Description								
31:4	RSVD0	R	This bit fie	This bit field is reserved and returns a zero value.								
3	Async notification support	R	This bit fie notificatio		1 to indica	ite that the	Sil3726 sup	ports Asyn	chronous	0b1		
2	Dynamic SSC Transmit Enable support	R		This bit field is set to 0 to indicate that the Sil3726 does not support Dynamic SSC Transmit Enable.								
1	Issuing PMREQ_ P to host support	R		This bit field is set to 0 to indicate that the Sil3726 does not support issuing PMREQ_P to host.								
0	BIST support	R	This bit fie	eld is set to	o 1 to indica	ite that the	Sil3726 sup	ports BIST		0b1		

	Addr	Name	31	30	29	28	27	26	25	24		
		11001110	31	30	29			20	23	24		
	0x60	Optional		1			SVD0					
GS GS	SCR[96]	Features Enable	23	22	21	20	19	18	17	16		
		Lilable		RSVD0								
			15	15 14 13 12 11 10 9								
			RSVD0									
			7	6	5	4	3	2	1	0		
				RSVD0				Enable Dynamic SSC Transmit	Enable issuing PMREQ _P to host	Enable BIST		
Bit	Label	R/W		Description								
31:4	RSVD0	R	This bit fie	This bit field is reserved and returns a zero value.								
3	Enable Asynchron ous notification	R	Setting th	is bit enab	les Asynch	ronous noti	fication.			0b0		
2	Enable Dynamic SSC Transmit	R		The Sil3726 does not support Dynamic SSC Transmit and setting this bit does not affect the operation.								
1	Enable issuing PMREQ_P to host	R		The Sil3726 does not support issuing PMREQ_P to the host and setting this bit does not affect the operation.								
0	Enable BIST	R	Setting th	is bit enab	les BIST.					0b1		

4	Addr	Name	31	30	29	28	27	26	25	24	
0x0	3 - 0x1F	Reserved		RSVD0							
GSC	R[03-31],		23	22	21	20	19	18	17	16	
0x2	2 - 0x3F					RS	VD0				
GSC	R[34-63],		15	14	13	12	11	10	9	8	
_	1 - 0x5F					RS	VD0				
	R[65-95],		7	7 6 5 4 3 2 1							
	1 - 0x7F					RS	VD0				
GSC	R[97-127]										
Bit	Label	R/W				Descriptio	n			Default	
31:0	RSVD0	R	This bit fie	eld is reser	ved and re	turns a zero	value.			0x0000 0000	

	Addr	Name	31	30	29	28	27	26	25	24
0x8	0 - 0x81	Vendor				Vendo	r Unique			
GSCF	R[128-129,	Unique	23	22	21	20	19	18	17	16
3x0	33 - 0xFF					Vendo	r Unique			
GSCF	R[131-255]		15	15 14 13 12 11 10 9						
				Vendor Unique						
			7	7 6 5 4 3 2 1						0
						Vendo	r Unique			
Bit	Label	R/W		Description						
31:0	Vendor	R/W	These reg	These registers define vendor unique and may be used by the firmware.						0x0000
	Unique		The user	shall not a	ccess thes	e registers.				0000

	Addr	Name	31	30	29	28	27	26	25	24	
	0x82	GPIO				G	PIO				
GS	CR[130]		23	22	21	20	19	18	17	16	
				GPIO							
			15	15 14 13 12 11 10 9							
				GPIO							
			7	7 6 5 4 3 2 1							
						G	PIO				
Bit	Label	R/W				Descriptio	n			Default	
31:0	GPIO	R/W	the GPO a read. If downs, a	The bit field is corresponding to the GPO pins on a write. If the bit 0 is set, the GPO 0 will output high. The bit field is corresponding to the GPI pins on a read. If the GPI 1 is high, the bit 1 will be set. GPI pins have internal pull-lowns, and GPO pins will be initialized to drive low by the firmware. For letails, see GPIO Support on page 10.							

Port Status and Control Registers (PSCR)

The registers are defined in the SATA II Extensions to Serial ATA 1.0a Specification.

The Read/Write Port Multiplier command may be used to read or write the PSCR. The port number must be specified in the PortNum field of the command FIS in order to read or write the PSCR. The Read/Write Port Multiplier commands are defined in the SATA II Port Multiplier specification.

	Addr	Mama	24	20	20	20	27	20	25	24	
		Name	31	1 30 29 28 27 26 25 RSVD0							
	0x00	SStatus									
PS	SCR[00]		23	22	21	20	19	18	17	16	
						RS	SVD0				
			15	14	13	12	11	10	9	8	
				RS	SVD0			IP	M		
			7	6	5	4	3	2	1	0	
				S	SPD			DE	ĒΤ		
Bit	Label	R/W		Description							
31:12	RSVD0	R	This bit fi	eld is rese	rved and re	turns a zero	value.			0x0000 0	
11:08	IPM	R	0000: De 0001: Inte 0010: Inte 0110: Inte	This field identifies the current interface power management state. 000: Device not present or communicating not established 001: Interface in active state 010: Interface in partial power management state 110: Interface in slumber power management state Others: Reserved							
7:4	SPD	R	0000: No 0001: Ge	negotiated neration 1 neration 2	•	ation rate (1	.5 Gb/s)	cation speed		0x0	
3:0	DET	R	0000: No 0001: De 0010: De 0110: PH running ir	device de vice prese vice prese Y in off-lin	nce detecte nce detecte e mode as oopback mo	PHY commed, but PHYed and PHYaresult of the	unication no communication communication	PHY state. pt establishe ation not est ation establis being disab	ablished shed	0x0	

	Addr	Name	31	30	29	28	27	26	25	24	
	0x01	SError				DI	AG				
PS	CR[01]		23	22	21	20	19	18	17	16	
						DI	AG				
			15	15 14 13 12 11 10 9							
				ERR							
			7	7 6 5 4 3 2 1							
				ERR							
Bit	Label	R/W				Descriptio	n			Default	
31:16	DIAG	R/W	clears the bits in the The B, C,	his field contains bits as defined in Table 4. Writing a 1 to the register bit ears the B, C, F, N, H, W, and X bits. Writing a 1 to the corresponding ts in the Port Interrupt Status register also clears the F, N, W, and X bits. he B, C, and H bits operate independently of the corresponding Error counter registers. If the error counters are used, these bits should be							
15:0	ERR	R/W	This field	is not imp	lemented; a	II bits are al	ways zero.			0x0000	

Table 4: SError Bit Definitions

Bit	Definition	Description
В	10b to 8b decode error	Latched decode error or disparity error from the Serial ATA PHY
С	CRC error	Latched CRC error from the Serial ATA PHY
D	Disparity error	N/A; always 0. This error condition is combined with the decode error and reported as B errors.
F	Unrecognized FIS type	Latched unrecognized FIS error from the Serial ATA link
I	PHY internal error	N/A; always 0
N	PHYRDY change	Indicates a change in the status of the Serial ATA PHY
Н	Handshake error	Latched handshake error from the Serial ATA PHY
R	Reserved	Always 0
S	Link sequence error	N/A; always 0
Т	Transport state transition error	N/A; always 0
W	ComWake	Latched ComWake status from the Serial ATA PHY

	Addr	Name	31										
	0x02	SControl				RSV	/DRW						
PS	SCR[02]		23	22	21	20	19	18	17	16			
				RSV	/DRW			PI	MP				
			15	14	13	12	11	10	9	8			
					PM				PM				
			7	6	5	4	3	2	1	0			
	T			S	PD			Di	ET	Default			
Bit	Label	R/W		Description									
31:20	RSVDRW	R/W		nis bit field is reserved and returns the value written to it. nis field identifies the currently selected Port Multiplier port for accessing									
19:16	PMP	R/W						er port for a stic register		0x0			
15:12	SPM	R/W	this field of self-reset state tran 0000: No 0001: Tra 0010: Tra										
11:8	IPM	R/W	This field invoked v 0000: No modes er 0001: Tra 0010: Tra 0011: Tra	This field identifies the interface power management states that may be nvoked via Serial ATA interface power management capabilities. 2000: No interface power management restrictions (partial and slumber modes enabled) 2001: Transitions to the partial power management state are disabled 2010: Transitions to the slumber power management state are disabled 2011: Transitions to both the partial and slumber power management states are disabled 2011: Transitions to both the partial and slumber power management states are disabled						0x0			
7:4	SPD	R/W	This field is allowed 0000: No 0001: Lim 0010: Lim Others: R	This field identifies the highest allowed communication speed the interface is allowed to negotiate. 0000: No restrictions (default value) 0001: Limit to Generation 1 (1.5 Gb/s) 0010: Limit to Generation 2 (3.0 Gb/s) Others: Reserved This field controls host adapter device detection and interface initialization.						0x0			
3:0	DET	R/W	0000: No 0001: CO the field 0100: No	action MRESET	is periodica			nterface init		0x0			

	Addr	Name	31	30	29	28	27	26	25	24		
0x0	0x03 - 0x0F Reserved			RSVD0								
PSCR[03-15]			23	22	21	20	19	18	17	16		
						RS	VD0					
			15	14	13	12	11	10	9	8		
						RS	VD0					
			7	6	5	4	3	2	1	0		
				RSVD0								
Bit	Label	R/W				Descriptio	n			Default		
31:00	RSVD0	R	This bit fi	elds are re	served and	return a ze	ro value.			0x0000 0000		

Device Initialization

Firmware must be downloaded into the Sil 3726 SATA Port Multiplier from a Serial EEPROM for normal operation. The serial EEPROM is connected to pin numbers A9 (Serial Clock) and B9 (Serial Data).

Auto-Initialization from the EEPROM

EEPROM Specifications

The port multiplier requires an external 64 kByte (or two 64 kByte EEPROMs for double buffering) serial EEPROM (400 KHz) memory device. When double buffering is used (for fail over purposes) the primary EEPROM address must be set to "000" and the secondary EEPROM address must be set to "001".

When powered-up, the port multiplier verifies the checksum in the primary EEPROM before loading the firmware. If the checksum does not match, the port multiplier loads the firmware from the secondary EEPROM.

The firmware contained in the EEPROM is shown below:

Address	Contents
0x0000 – 0xFFED	Code to configure the Sil 3726
0xFFEC - 0xFFF3	System Information, may contain the Serial Number, must be an ASCII string (null terminated)
0xFFF4 – 0xFFF7	Vendor ID and Chip ID 0x10953726
0xFFF8 – 0xFFFB	Firmware Revision
0xFFFC – 0xFFFF	Signature / CheckSum

The sequence of events is as follows:

- 1. System power-up
- 2. Code transfer from the EEPROM (I²C) to the Sil 3726 SATA Port Multiplier (boot)
- 3. The port multiplier starts operating under software control (normal operation)

EEPROM Read/Write Operations

The timing diagram for read or write operations is shown in Figure 3. The high-level timing for a random read or write is shown in Figure 4. The high-level timing for a block transfer is shown in Figure 5.




Figure 3: I²C Transfer Timing




Figure 4: I²C Random Read and Write Timing




Figure 5: I²C Block Transfer

System Reset

System reset (pin A10) must be low whenever the voltage is in or out of operation range and remain for 100 ms after both 1.8V and 3.3V are stable. An example circuit is shown in Figure 6.




Figure 6: Power-Up Reset Circuit

© 2006 Silicon Image, Inc. Sil-DS-0121-C1

Electrical Characteristics

Specifications are for commercial temperature ranges, 0°C to +70°C, unless otherwise specified.

Absolute Maximum Ratings

Table 5 specifies the absolute maximum ratings for the device.

Table 5: Absolute Maximum Ratings

Symbol	Parameter	Rating	Unit
VDDO	I/O supply voltage	4.0	V
VDDA, VDDI	Core supply voltage	2.15	V
VIN	Input voltage for 3.3V I/O	-0.3 ~ VDDO+0.3	V
V _{CLKI_IN}	Input voltage for CLKI	-0.3 ~ VDDA+0.3	V
IOUT	DC output current	16	mA
θЈА	Thermal resistance	17.6	°C/W

DC Specifications

Table 6 specifies the DC specifications of the device.

Table 6: DC Specifications

				Type Limits		
Symbol	Parameter	Condition	Minimum	Typical	Maximum	Units
VDDA	Analog supply voltage		1.71	1.8	1.89	V
VDDI	Digital supply voltage		1.71	1.8	1.89	V
VDDO	I/O supply voltage		3.0	3.3	3.6	V
IDD1.8V	1.8V supply voltage			800 ¹	1300 ²	mA
VIH	Input high voltage		2.0			V
VIL	Input low voltage				0.8	V
Іін	Input high current	VIN = VDD	-10		10	μΑ
lıL	Input low current	VIN = VSS	-10		10	μΑ
lilod	Open drain sink current				12	mA
Vон	Output high voltage		2.4			V
Vol	Output low voltage				0.4	V
loz	3-State Leakage Current			-10		μА

Notes:

Note 1: Attached to the 3 G host and all device ports attached to 1.5 G devices.

Note 2: Attached to 3 G host and devices.

Notes 1 and 2: 3.3V power consumption depends upon the LED, JTAG, I₂C and enclosure management status. If all are disabled, 3.3V power consumption will be uA.

SATA Interface DC Specifications

Table 7 shows the SATA interface DC specifications.

Table 7: SATA Interface DC Specifications

				Type Limits		
Symbol	Parameter	Condition	Minimum	Typical	Maximum	Units
VDOUT_00	TX+/- Differential peak-to- peak voltage swing	50 Ω Termination PHY Configuration Setting = 000b for host port and 00b for device ports	500	550	650	mV
V_{DIN}	Rx+/Rx- Differential peak- to-peak input sensitivity		240			mV
VSQ	Rx+/Rx- OOB signal detection threshold		50	125	240	mV
VDOH	Tx+/Tx- Differential output common-mode voltage	Must be AC coupled	VDD-375	VDD-250	VDD-125	mV
VACCM	Tx AC common-mode voltage				50	mV
VDIH	Rx+/Rx- Differential input common-mode voltage	Must be AC coupled	-50	0	50	mV
ZDIN	Tx Pair differential impedance	RREF1 = 1 kOhms 1% RREF2 = 4.99 kOhms 1%	85	100	115	Ω
ZDOUT	Rx Pair differential impedance	RREF1 = 1 kOhms 1% RREF2 = 4.99 kOhms 1%	85	100	115	Ω
ZSIN	Tx Single-ended impedance	RREF1 = 1 kOhms 1% RREF2 = 4.99 kOhms 1%	40			Ω
ZSOUT	Rx Single-ended impedance	RREF1 = 1 kOhms 1% RREF2 = 4.99 kOhms 1%	40			Ω




Figure 7: Eye Diagram

CLKI SerDes Input Reference Clock Requirements

Table 8 shows the input reference clock requirements.

Table 8: CLK1 SerDes Reference Clock Input Requirements

			Type Limits			
Symbol	Parameter	Condition	Minimum	Typical	Maximum	Units
TCLKI_FREQ	Nominal frequency	RREF1: 1Kohms 1% RREF2: 4.99Kohms 1%		25		MHz
VCLKI_IH	Input high voltage	-	0.7 x VDDA			V
VCLKI_IL	Input Low Voltage	-			0.3 x VDDA	V
TCLKI_J	CLKI frequency tolerance	-	-50		+50	ppm
TCLKI_ RISE_FALL	Rise and fall times at CLKI	25 MHz reference, 20% - 80%			4	ns
TCLKI_ RC_DUTY	CLKI duty cycle	20% - 80%	40		60	%

SATA Interface Timing Specifications

Table 9 shows the SATA interface timing specifications.

Table 9: SATA Interface Timing Specifications

			Type Limits			
Symbol	Parameter	Condition	Minimum	Typical	Maximum	Units
TTX_RISE_FALL	Transmitter rise and fall time	20%-80% at Gen1 20%-80% at Gen2	85 67		273 136	ps
TTX_DC_FREQ	Tx DC Clock frequency skew		-350		+350	ppm
TTX_AC_RREQ	Tx AC Clock frequency skew	SerDes Ref_Clk = SSC AC Modulation	-5000		+0	ppm
TTX_SKEW	Tx Differential skew				15	ps

SATA Interface Transmitter Output Jitter Characteristics

Table 10 and

Table 11 show the SATA output jitter characteristics.

Table 10: SATA Interface Transmitter Output Jitter Characteristics (1.5 G)

				Type Limits		
Symbol	Parameter	Condition	Minimum	Typical	Maximum	Units
TJ5UI_1.5 G	Total Jitter, Data- Data 5UI	Measured at Tx output pins peak to peak phase variation Random data pattern		58		ps
DJ5UI_1.5 G	Deterministic Jitter, Data-Data 5UI	Measured at Tx output pins peak to peak phase variation Random data pattern		15		ps
TJ250UI_1.5 G	Total Jitter, Data- Data 250UI	Measured at Tx output pins peak to peak phase variation Random data pattern		55		ps
DJ250UI_1.5 G	Deterministic Jitter, Data-Data 250UI	Measured at Tx output pins peak to peak phase variation Random data pattern		15		ps

Table 11: SATA Interface Transmitter Output Jitter Characteristics (3.0 G)

				Type Limits		
Symbol	Parameter	Condition	Minimum	Typical	Maximum	Units
TJfBAUD/ 10_3.0G	Total Jitter, fC3dB=fBAUD/10	Measured at SATA Compliance Point Random data pattern Load = LL Laboratory Load		63		ps
DJfBAUD/ 10_3.0G	Deterministic Jitter, fC3dB=fBAUD/10	Measured at SATA Compliance Point Random data pattern Load = LL Laboratory Load		16		ps
TJfBAUD/ 500_3.0G	Total Jitter, fC3dB=fBAUD/50 0	Measured at SATA Compliance Point Random data pattern Load = LL Laboratory Load		63		ps
DJfBAUD/ 500_3.0G	Deterministic Jitter, fC3dB=fBAUD/50 0	Measured at SATA Compliance Point Random data pattern Load = LL Laboratory Load		21		ps
TJfBAUD/ 1667_3.0G	Total Jitter, fC3dB=fBAUD/16 67	Measured at SATA Compliance Point Random data pattern Load = LL Laboratory Load		86		ps
DJfBAUD/ 1667_3.0G	Deterministic Jitter, fC3dB=fBAUD/16 67	Measured at SATA Compliance Point Random data pattern Load = LL Laboratory Load		20		ps

© 2006 Silicon Image, Inc. Sil-DS-0121-C1

Pin Descriptions

Sil 3726 SATA Port Multiplier Pin-out

Table 12 and Table 13 list the Sil 3726 SATA Port Multiplier pin numbers, names, types, and descriptions. Table 12 is sorted by pin name, and Table 13 is sorted by pin number. Note that NC (No Connect pins) must not be connected to any circuitry on the PCB.

Table 12: Sil3726 Pin List (Sorted by Pin Name)

Pin				(Corted by 1 in Name)
Number	Pin Name	Туре	Internal Resistor	Description
Y11	CONT_DIS	Input	Pull-Down (60 kΩ)	CONT disable in OOB bypass mode. Leave NC for normal operation. For details, see Tx Eye Measurement on page 9.
D16	DAIO0	Input	Pull-Down (60 kΩ)	Device0 interface optimization input bit 0. For details, see High Speed Serial Interface Optimization on page 9.
C15	DAIO1	Input	Pull-Down (60 kΩ)	Device0 interface optimization input bit 1. For details, see High Speed Serial Interface Optimization on page 9.
C11	DBIO0	Input	Pull-Down (60 kΩ)	Device1 interface optimization input bit 0. For details, see High Speed Serial Interface Optimization on page 9.
C10	DBIO1	Input	Pull-Down (60 kΩ)	Device1 interface optimization input bit. For details, see High Speed Serial Interface Optimization on page 9.
C9	DCIO0	Input	Pull-Down (60 kΩ)	Device2 interface optimization input bit 0. For details, see High Speed Serial Interface Optimization on page 9.
C8	DCIO1	Input	Pull-Down (60 kΩ)	Device2 interface optimization input bit 1. For details, see High Speed Serial Interface Optimization on page 9.
C7	DDIO0	Input	Pull-Down (60 kΩ)	Device3 interface optimization input bit 0. For details, see High Speed Serial Interface Optimization. on page 9.
C6	DDIO1	Input	Pull-Down (60 kΩ)	Device3 interface optimization input bit 1. For details, see High Speed Serial Interface Optimization on page 9.
B5	DEIO0	Input	Pull-Down (60 kΩ)	Device4 interface optimization input bit 0. For details, see High Speed Serial Interface Optimization on page 9.
В6	DEIO1	Input	Pull-Down (60 kΩ)	Device4 interface optimization input bit 1. For details, see High Speed Serial Interface Optimization on page 9.
A11	EM_ID0	Input	Pull-Down (60 kΩ)	Enclosure management ID input bit 0. This pin is used to set the Identification Number together with other EM_ID pins for SEMB. For details, see Storage Enclosure Support on page 11.
B11	EM_ID1	Input	Pull-Down (60 kΩ)	Enclosure management ID input bit 1.This pin is used to set the Identification Number together with other EM_ID pins for SEMB. For details, see Storage Enclosure Support on page 11.
				Enclosure management ID input bit 2
B10	EM_ID2	Input	Pull-Down (60 kΩ)	This pin is used to set the Identification Number together with other EM_ID pins for SEMB. For details, see Storage Enclosure Support on page 11.
A12	EM_SC	I/O	Pull-Up (70 kΩ) 4 mA	Enclosure management serial clock. This pin is used to send/receive serial clock to/from Enclosure processor, and complies with I ² C Bus Specification. For details, see Storage Enclosure Support on page 11.
B12	EM_SD	I/O	Pull-Up (70 kΩ) 4 mA	Enclosure management serial data. This pin is used to send/receive serial data to/from Enclosure processor, and complies with I ² C Bus Specification. For details, see Storage Enclosure Support on page 11.

A9	EPR_SC	I/O	Pull-Up (70 kΩ) 4 mA	EEPROM serial clock. This pin is used to send serial clock to EEPROM having I ² C interface to download firmware from EEPROM. For details, see Firmware must be downloaded into the SiI 3726 SATA Port Multiplier from a Serial EEPROM for normal operation. The serial EEPROM is connected to pin numbers A9 (Serial Clock) and B9 (Serial Data). Auto-Initialization from the EEPROM on page 20.
В9	EPR_SD	I/O	Pull-Up (70 kΩ) 4 mA	EEPROM serial data. This pin is used to send/receive serial data to/from EEPROM having I2C interface to download firmware from EEPROM. For details, see Firmware must be downloaded into the SiI 3726 SATA Port Multiplier from a Serial EEPROM for normal operation. The serial EEPROM is connected to pin numbers A9 (Serial Clock) and B9 (Serial Data). Auto-Initialization from the EEPROM on page 20.
B3	GPI 31	Input	Pull-Down (60 kΩ)	GPI signal bit 31
W4	GPO 31	Output	8 mA	GPO signal bit 31
Y4	GPO 30	Output	8 mA	GPO signal bit 30
V5	GPO 21	Output	8 mA	GPO signal bit 21
V6	GPO 20	Output	8 mA	GPO signal bit 20
V7	GPO 19	Output	8 mA	GPO signal bit 19
V8	GPO 18	Output	8 mA	GPO signal bit 18
V9	GPO 17	Output	8 mA	GPO signal bit 17
V10	GPO 16	Output	8 mA	GPO signal bit 16
V11	GPO 15	Output	8 mA	GPO signal bit 15
V12	GPO 14	Output	8 mA	GPO signal bit 14
V13	GPO 13	Output	8 mA	GPO signal bit 13
V14	GPO 12	Output	8 mA	GPO signal bit 12
V15	GPO 11	Output	8 mA	GPO signal bit 11
V16	GPO 10	Output	8 mA	GPO signal bit 10
W17	GPO 1	Output	8 mA	GPO signal bit 1
Y17	GPO 0	Output	8 mA	GPO signal bit 0
C14	HIO0	Input	Pull-Down (60 kΩ)	Host interface optimization input bit 0. For details, see High Speed Serial Interface Optimization on page 9.
C13	HIO1	Input	Pull-Down (60 kΩ)	Host interface optimization input bit 1. For details, see High Speed Serial Interface Optimization on page 9.
C12	HIO2	Input	Pull-Down (60 kΩ)	Host interface optimization input bit 2. For details, see High Speed Serial Interface Optimization on page 9.
Y16	LED_A0	Output-Open Drain	Pull-Up (70 kΩ) 12 mA	LED device port0 [0]. This pin indicates the status of device port0 together with LED_A1 pin. For details, see LED Modes on page 8.
W16	LED_A1	Output-Open Drain	Pull-Up (70 kΩ) 12 mA	LED device port0 [1]. This pin indicates the status of device port0 together with LED_A0 pin. For details, see LED Modes on page 8.
Y14	LED_B0	Output-Open Drain	Pull-Up (70 kΩ) 12 mA	LED device port1 [0]. This pin indicates the status of device port1 together with the LED_B1 pin. For details, see LED Modes on page 8.
W14	LED_B1	Output-Open Drain	Pull-Up (70 kΩ) 12 mA	LED device port1 [1]. This pin indicates the status of device port1 together with the LED_B0 pin. For details, see LED Modes on page 8.
Y7	LED_C0	Output-Open Drain	Pull-Up (70 kΩ) 12 mA	LED device port2 [0]. This pin indicates the status of device port2 together with the LED_C1 pin. For details, see LED Modes on page 8.
W7	LED_C1	Output-Open Drain	Pull-Up (70 kΩ) 12 mA	LED device port2 [1]. This pin indicates the status of device port2 together with the LED_C0 pin. For details, see LED Modes on page 8.

				<u>, </u>
Y6	LED_D0	Output-Open Drain	Pull-Up (70 kΩ) 12 mA	LED device port3 [0]. This pin indicates the status of device port3 together with the LED_D1 pin. For details, see LED Modes on page 8.
W6	LED_D1	Output-Open Drain	Pull-Up (70 kΩ) 12 mA	LED device port3 [1]. This pin indicates the status of device port3 together with the LED_D0 pin. For details, see LED Modes on page 8.
Y5	LED_E0	Output-Open Drain	Pull-Up (70 kΩ) 12 mA	LED device port4 [0]. This pin indicates the status of device port4 together with the LED_E1 pin. For details, see LED Modes on page 8.
W5	LED_E1	Output-Open Drain	Pull-Up (70 kΩ) 12 mA	LED device port4 [1]. This pin indicates the status of device port4 together with the LED_E0 pin. For details, see LED Modes on page 8.
Y15	LED_H0	Output-Open Drain	Pull-Up (70 kΩ) 12 mA	LED host port [0] This pin, together with the LED_H1 pin, indicates the status of the host port. For details, see LED Modes on page 8.
W15	LED_H1	Output-Open Drain	Pull-Up (70 kΩ) 12 mA	LED host port [1]. This pin indicates the status of host port together with the LED_H0 pin. For details, see LED Modes on page 8.
A3	LED MODE	Input	Pull-Down (60 kΩ)	Select LED mode. For details, see LED Modes on page 8.
Y13	LED_S0	Output-Open Drain	Pull-Up (70 kΩ) 12 mA	System LED [0]. This pin indicates the status of the firmware loading during boot-up, and the system after then together with other LED_S pins. For details, see LED Modes on page 8.
W13	LED_S1	Output-Open Drain	Pull-Up (70 kΩ) 12 mA	System LED [1]. This pin indicates the status of the firmware loading during boot-up, and the system after then together with other LED_S pins. For details, see LED Modes on page 8.
Y8	LED_S2	Output-Open Drain	Pull-Up (70 kΩ) 12 mA	System LED [2]. This pin indicates the status of the firmware loading during boot-up, and the system after then together with other LED_S pins. For details, see LED Modes on page 8.
W8	LED_S3	Output-Open Drain	Pull-Up (70 kΩ) 12 mA	System LED [3]. This pin indicates the status of the firmware loading during boot-up, and the system after then together with other LED_S pins. For details, see LED Modes on page 8.
A13	NC	-	-	Do not connect to any circuitry
A14	NC	-	-	Do not connect to any circuitry
A15	NC	-	-	Do not connect to any circuitry
A16	NC	-	-	Do not connect to any circuitry
A17	NC	-	-	Do not connect to any circuitry
A4	NC	-	-	Do not connect to any circuitry
B13	NC	-	-	Do not connect to any circuitry
B14	NC	-	-	Do not connect to any circuitry
B15	NC	-	-	Do not connect to any circuitry
B16	NC	-	-	Do not connect to any circuitry
B17	NC	-	-	Do not connect to any circuitry
B4	NC	-	-	Do not connect to any circuitry
H18	NC	-	-	Do not connect to any circuitry
H19	NC	-	-	Do not connect to any circuitry
J18	NC	-	-	Do not connect to any circuitry
K16	NC	-	-	Do not connect to any circuitry
M1	NC	-	-	Do not connect to any circuitry
M3	NC	-	-	Do not connect to any circuitry
M5	NC	-	-	Do not connect to any circuitry
N1	NC	-	-	Do not connect to any circuitry
N2	NC	-	-	Do not connect to any circuitry

N3	NC	_		Do not connect to any circuitry
W10	NC NC	_		Do not connect to any circuitry
W11	NC NC	_		Do not connect to any circuitry
W9	NC NC	-		Do not connect to any circuitry
Y10	NC NC	_	<u>-</u>	Do not connect to any circuitry
Y9	NC NC	-	-	Do not connect to any circuitry
19		-	-	OOB Bypass mode. Leave NC for normal operation. For
Y12	OOB_BP	Input	Pull-Down (60 kΩ)	details, see Tx Eye Measurement on page 9.
J20	PCLKI1	Input	-	Crystal oscillator Input or external clock input (25 MHz crystal)
H20	PCLKO1	Output	-	Crystal oscillator output (25 MHz crystal)
J19	RREF1	Input	-	External reference resistor input, 1 k Ω 1% resistor needs to be connected.
M2	RREF2	Input	-	External Reference Resistor Input, 4.99 kΩ 1% resistor needs to be connected
A10	RST_N	Input-Schmitt Trigger	-	System Reset. This pin is used to reset the Sil 3726.
U19	RXNDA	Input	-	Serial device port0 differential receiver – input. Must be AC coupled.
F19	RXNDB	Input	-	Serial device port1 differential receiver – input. Must be AC coupled
D2	RXNDC	Input	-	Serial device port2 differential receiver – input. Must be AC coupled
H2	RXNDD	Input	-	Serial device port3 differential receiver – input. Must be AC coupled
R2	RXNDE	Input	-	Serial device port4 differential receiver – input. Must be AC coupled.
L20	RXNH	Input	-	Serial host port differential receiver – input. Must be AC coupled.
U20	RXPDA	Input	-	Serial device port0 differential receiver + input. Must be AC coupled.
F20	RXPDB	Input	-	Serial device port1 differential receiver + input. Must be AC coupled.
D1	RXPDC	Input	-	Serial device port2 differential receiver + input. Must be AC coupled.
H1	RXPDD	Input	-	Serial device port3 differential receiver + input. Must be AC coupled.
R1	RXPDE	Input	-	Serial device port4 differential receiver + input. Must be AC coupled.
L19	RXPH	Input	-	Serial HOST port differential receiver + input. Must be AC coupled.
A8	TCK	Input	Pull-Up (70 kΩ)	JTAG clock
B8	TDI	Input	Pull-Up (70 kΩ)	JTAG data Input
A7	TDO	Output		JTAG data output
B7	TMS	Input	Pull-Up (70 kΩ)	JTAG mode select
A6	TRSTN	Input	Pull-Up (70 kΩ)	JTAG reset. This pin must be tied to ground if the JTAG function is not used.
W12	TX_GEN	-	Pull-Down (60 kΩ)	Tx generation rate in OOB Bypass mode. Leave NC for normal operation mode. For details, see Tx Eye Measurement on page 9.
R20	TXNDA	Output	-	Serial device port0 differential transmitter – output. Must be AC coupled.
D20	TXNDB	Output	-	Serial device port1 differential transmitter – output. Must be AC coupled.
F1	TXNDC	Output	-	Serial device port2 differential transmitter – output. Must be AC coupled.

K1	TXNDD	Output	-	Serial device port3 differential transmitter – output. Must be AC coupled.
U1	TXNDE	Output	-	Serial device port4 differential transmitter – output. Must be AC coupled.
N19	TXNH	Output	-	Serial HOST port differential transmitter – output. Must be AC coupled.
R19	TXPDA	Output	-	Serial device port0 differential transmitter + output. Must be AC coupled.
D19	TXPDB	Output	-	Serial device port1 differential transmitter + output. Must be AC coupled.
F2	TXPDC	Output	-	Serial device port2 differential transmitter + output. Must be AC coupled.
K2	TXPDD	Output	-	Serial device port3 differential transmitter + output. Must be AC coupled.
U2	TXPDE	Output	-	Serial device port4 differential transmitter + output. Must be AC coupled.
N20	TXPH	Output	-	Serial host port differential transmitter + output. Must be AC coupled.

Table 13: Sil3726 Pin List (Sorted by Pin Number)

Pin			Internal Resistor	,
Number	Pin Name	Туре	internal Resistor	Description
А3	LED_MODE	Input	Pull-Down (60 kΩ)	Select LED mode. For details, see LED Modes on page 8.
A4	NC	-	-	Do not connect to any circuitry
A5	GPI 26	Input	Pull-Down (60 kΩ)	GPI signal bit 26
A6	TRSTN	Input	Pull-Up (70 kΩ)	JTAG reset. This pin must be tied to ground if the JTAG function is not used.
A7	TDO	Output	-	JTAG data output
A8	TCK	Input	Pull-Up (70 kΩ)	JTAG clock
A9	EPR_SC	1/0	Pull-Up (70 kΩ) 4 mA	EEPROM serial clock. This pin is used to send serial clock to EEPROM having I ² C interface to download firmware from EEPROM. For details, see Firmware must be downloaded into the SiI 3726 SATA Port Multiplier from a Serial EEPROM for normal operation. The serial EEPROM is connected to pin numbers A9 (Serial Clock) and B9 (Serial Data).
				Auto-Initialization from the EEPROM on page 20.
A10	RST_N	Input- Schmitt Trigger	-	System Reset. This pin is used to reset Sil 3726
A11	EM_ID0	Input	Pull-Down (60 kΩ)	Enclosure management ID input bit 0. This pin is used to set the identification number together with other EM_ID pins for SEMB. For details, see Storage Enclosure Support on page 11.
A12	EM_SC	I/O	Pull-Up (70 kΩ) 4 mA	Enclosure management serial clock. This pin is used to send/receive serial clock to/from Enclosure processor, and complies with I ² C Bus Specification. For details, see Storage Enclosure Support on page 11.
A13	NC	-	-	Do not connect to any circuitry
A14	NC	-	-	Do not connect to any circuitry
A15	NC	-	-	Do not connect to any circuitry
A16	NC	-	-	Do not connect to any circuitry
A17	NC	-	-	Do not connect to any circuitry

140	ODLO	I	Dull D (00 1 0)	CPI simplifit 0
A18	GPI 0	Input	Pull-Down (60 kΩ)	GPI signal bit 0
B3	GPI 31	Input	Pull-Down (60 kΩ)	GPI signal bit 31
B4	NC	-	-	Do not connect to any circuitry
B5	DEIO0	Input	Pull-Down (60 kΩ)	Device4 interface optimization input bit 0. For details, see High Speed Serial Interface Optimization on page 9.
В6	DEIO1	Input	Pull-Down (60 kΩ)	Device4 interface optimization input bit 1. For details, see High Speed Serial Interface Optimization on page 9.
B7	TMS	Input	Pull-Up (70 kΩ)	JTAG mode select
B8	TDI	Input	Pull-Up (70 kΩ)	JTAG data input
В9	EPR_SD	I/O	Pull-Up (70 kΩ) 4 mA	EEPROM serial data. This pin is used to send/receive serial data to/from EEPROM having I ² C interface to download firmware from EEPROM. For details, see Firmware must be downloaded into the Sil 3726 SATA Port Multiplier from a Serial EEPROM for normal operation. The serial EEPROM is connected to pin numbers A9 (Serial Clock) and B9 (Serial Data).
				Auto-Initialization from the EEPROM on page 20.
B10	EM_ID2	Input	Pull-Down (60 kΩ)	Enclosure management ID input bit 2. This pin is used to set the Identification Number together with other EM_ID pins for SEMB. For details, see Storage Enclosure Support on page 11.
B11	EM_ID1	Input	Pull-Down (60 kΩ)	Enclosure management ID input bit 1. This pin is used to This pin is used to set the Identification Number together with other EM_ID pins for SEMB. For details, see Storage Enclosure Support on page 11.
B12	EM_SD	I/O	Pull-Up (70 kΩ) 4 mA	Enclosure management serial data. This pin is used to send/receive serial data to/from Enclosure processor, and complies with I ² C Bus Specification. For details, see Storage Enclosure Support on page 11.
B13	NC	-	-	Do not connect to any circuitry
B14	NC	-	-	Do not connect to any circuitry
B15	NC	-	-	Do not connect to any circuitry
B16	NC	-	-	Do not connect to any circuitry
B17	NC	-	-	Do not connect to any circuitry
B18	GPI 1	Input	Pull-Down (60 kΩ)	GPI signal Bit 1
C5	GPI 28	Input	Pull-Down (60 kΩ)	GPI signal Bit 28
C6	DDIO1	Input	Pull-Down (60 kΩ)	Device3 interface optimization input bit 1. For details, see High Speed Serial Interface Optimization on page 9.
C7	DDIO0	Input	Pull-Down (60 kΩ)	Device3 interface optimization input bit 0. For details, see High Speed Serial Interface Optimization on page 9.
C8	DCIO1	Input	Pull-Down (60 kΩ)	Device2 interface optimization input bit 1. For details, see High Speed Serial Interface Optimization on page 9.
C9	DCIO0	Input	Pull-Down (60 kΩ)	Device2 interface optimization input bit 0. For details, see High Speed Serial Interface Optimization on page 9.
C10	DBIO1	Input	Pull-Down (60 kΩ)	Device2 interface optimization input bit 1. For details, see High Speed Serial Interface Optimization on page 9.
C11	DBIO0	Input	Pull-Down (60 kΩ)	Device1 interface optimization input bit. For details, see High Speed Serial Interface Optimization on page 9.
C12	HIO2	Input	Pull-Down (60 kΩ)	Host interface optimization input bit 2. For details, see High Speed Serial Interface Optimization on page 9.
C13	HIO1	Input	Pull-Down (60 kΩ)	Host interface optimization input bit 1. For details, see High Speed Serial Interface Optimization on page 9

				•
C14	HIO0	Input	Pull-Down (60 kΩ)	Host interface optimization input bit 0. For details, see High Speed Serial Interface Optimization on page 9
C15	DAIO1	Input	Pull-Down (60 kΩ)	Device0 interface optimization input bit 1. For details, see High Speed Serial Interface Optimization on page 9.
C16	GPI 13	Input	Pull-Down (60 kΩ)	GPI signal Bit 13
D1	RXPDC	Input	-	Serial device port2 differential receiver + input. Must be AC coupled.
D2	RXNDC	Input	-	Serial device port2 differential receiver + input. Must be AC coupled.
D5	GPI 29	Input	Pull-Down (60 kΩ)	GPI signal Bit 29
D16	DAIO0	Input	Pull-Down (60 kΩ)	Device0 interface optimization input bit 0. For details, see High Speed Serial Interface Optimization on page 9.
D19	TXPDB	Output	-	Serial device port1differential transmitter + output. Must be AC coupled.
D20	TXNDB	Output	-	Serial device port1 differential transmitter – output. Must be AC coupled.
F1	TXNDC	Output	-	Serial device port2 differential transmitter – output. Must be AC coupled.
F2	TXPDC	Output	-	Serial device port2 differential transmitter + output. Must be AC coupled.
F19	RXNDB	Input	-	Serial device port1 differential receiver – input. Must be AC coupled.
F20	RXPDB	Input	-	Serial device port1 differential receiver + input. Must be AC coupled.
H1	RXPDD	Input	-	Serial device port3 differential receiver + input. Must be AC coupled.
H2	RXNDD	Input	-	Serial device port3 differential receiver + input. Must be AC coupled.
H18	NC	-	-	Do not connect to any circuitry
H19	NC	-	-	Do not connect to any circuitry
H20	PCLKO1	Output	-	Crystal oscillator output (25 MHz crystal)
J18	NC	-	-	Do not connect to any circuitry
J19	RREF1	Input	-	External reference resistor input. 1 k Ω 1% resistor needs to be connected.
J20	PCLKI1	Input	-	Crystal oscillator Input or external clock input (25 MHz crystal)
K1	TXNDD	Output	-	Serial device port3 differential transmitter – output. Must be AC coupled.
K2	TXPDD	Output	-	Serial device port3 differential transmitter – output. Must be AC coupled.
K16	NC	-	-	Do not connect to any circuitry
L19	RXPH	Input	-	Serial host port differential receiver + input. Must be AC coupled.
L20	RXNH	Input	-	Serial host port differential receiver + input. Must be AC coupled.
M1	NC	-	-	Do not connect to any circuitry
M2	RREF2	Input	-	External reference resistor input. 4.99 kΩ 1% resistor needs to be connected
М3	NC	-	-	Do not connect to any circuitry
M5	NC	-	-	Do not connect to any circuitry
N1	NC	-	-	Do not connect to any circuitry

© 2006 Silicon Image, Inc. Sil-DS-0121-C1

No	NO	-		I B	
N2	NC	-	-	Do not connect to any circuitry	
N3	NC	-	-	Do not connect to any circuitry	
N19	TXNH	Output	-	Serial host port differential transmitter – output. Must be AC coupled.	
N20	TXPH	Output	-	Serial host port differential transmitter + output. Must be AC coupled.	
R1	RXPDE	Input	-	Serial device port4 differential receiver + input. Must be AC coupled.	
R2	RXNDE	Input	-	Serial device port4 differential receiver – input. Must be AC coupled.	
R19	TXPDA	Output	-	Serial device port0 differential transmitter + output. Must be AC coupled.	
R20	TXNDA	Output	1	Serial device port0 differential transmitter – output. Must be AC coupled.	
U1	TXNDE	Output	-	Serial device port4 differential transmitter – output. Must be AC coupled.	
U2	TXPDE	Output	1	Serial device port4 differential transmitter + output. Must be AC coupled.	
U19	RXNDA	Input	-	Serial device port0 differential receiver – input. Must be AC coupled.	
U20	RXPDA	Input	-	Serial device port0 differential receiver + input. Must be AC coupled.	
V5	GPO 21	Output	8 mA	GPO signal bit 21	
V6	GPO 20	Output	8 mA	GPO signal bit 20	
V7	GPO 19	Output	8 mA	GPO signal bit 19	
V8	GPO 18	Output	8 mA	GPO signal bit 18	
V9	GPO 17	Output	8 mA	GPO signal bit 17	
V10	GPO 16	Output	8 mA	GPO signal bit 16	
V11	GPO 15	Output	8 mA	GPO signal bit 15	
V12	GPO 14	Output	8 mA	GPO signal bit 14	
V13	GPO 13	Output	8 mA	GPO signal bit 13	
V14	GPO 12	Output	8 mA	GPO signal bit 12	
V15	GPO 11	Output	8 mA	GPO signal bit 11	
V16	GPO 10	Output	8 mA	GPO signal bit 10	
W4	GPO 31	Output	8 mA	GPO signal bit 31	
W5	LED_E1	Output-Open Drain	Pull-Up (70 kΩ) 12 mA	LED device port4 [1]. This pin indicates the status of device port4 together with LED_E0 pin. For details, see LED Modes on page 8.	
W6	LED_D1	Output-Open Drain	Pull-Up (70 kΩ) 12 mA	LED device port3 [1]. This pin indicates the status of device port3 together with LED_D0 pin. For details, see LED Modes on page 8.	
W7	LED_C1	Output-Open Drain	Pull-Up (70 kΩ) 12 mA	LED device port2 [1]. This pin indicates the status of device port2 together with LED_C0 pin. For details, see LED Modes on page 8.	
W8	LED_S3	Output-Open Drain	Pull-Up (70 kΩ) 12 mA	System LED [3]. This pin indicates the status of firmware loading during boot-up, and the system after then together with other LED_S pins. For details, see LED Modes on page 8.	
W9	NC	-	-	Do not connect to any circuitry	
W10	NC	-	-	Do not connect to any circuitry	

W11	NC	-	-	Do not connect to any circuitry	
W12	TX_GEN	-	Pull-Down (60 kΩ)	Tx generation rate in OOB Bypass mode. Leave NC for normal operation mode. For details, see Tx Eye Measurement on page 9.	
W13	LED_S1	Output-Open Drain	Pull-Up (70 kΩ) 12 mA	System LED [1]. This pin indicates the status of the firmware loading during boot-up, and the system after then together with other LED_S pins. For details, see LED Modes on page 8.	
W14	LED_B1	Output-Open Drain	Pull-Up (70 kΩ) 12 mA	LED device port1 [1]. This pin indicates the status of device port1 together with LED_B0 pin. For details, see LED Modes on page 8.	
W15	LED_H1	Output-Open Drain	Pull-Up (70 kΩ) 12 mA	LED host port [1]. This pin indicates the status of host port together with LED_H0 pin. For details, see LED Modes on page 8.	
W16	LED_A1	Output-Open Drain	Pull-Up (70 kΩ) 12 mA	LED device port0 [1]. This pin indicates the status of device port0 together with LED_A0 pin. For details, see LED Modes on page 8.	
W17	GPO 1	Output	8 mA	GPO signal bit 1	
Y4	GPO 30	Output	8 mA	GPO signal bit 30	
Y5	LED_E0	Output-Open Drain	Pull-Up (70 kΩ) 12 mA	LED device port4 [0]. This pin indicates the status of device port4 together with LED_E1 pin. For details, see LED Modes on page 8.	
Y6	LED_D0	Output-Open Drain	Pull-Up (70 kΩ) 12 mA	LED device port3 [0]. This pin indicates the status of device port3 together with LED_D1 pin. For details, see LED Modes on page 8.	
Y7	LED_C0	Output-Open Drain	Pull-Up (70 kΩ) 12 mA	LED device port2 [0]. This pin indicates the status of device port #2 together with LED_C1 pin. For details, see LED Modes on page 8.	
Y8	LED_S2	Output-Open Drain	Pull-Up (70 kΩ) 12 mA	System LED [2]. This pin indicates the status of the firmware loading during boot-up, and the system after then together with other LED_S pins. For details, see LED Modes on page 8.	
Y9	NC	-	-	Do not connect to any circuitry	
Y10	NC	-	1	Do not connect to any circuitry	
Y11	CONT_DIS	Input	Pull-Down (60 kΩ)	CONT disable in OOB bypass mode. Leave NC for normal operation. For details, see Tx Eye Measurement on page 9.	
Y12	OOB_BP	Input	Pull-Down (60 kΩ)	OOB bypass mode. Leave NC for normal operation. For details, see Tx Eye Measurement on page 9.	
Y13	LED_S0	Output-Open Drain	Pull-Up (70 kΩ) 12 mA	System LED [0]. This pin indicates the status of the firmware loading during boot-up, and the system after then together with other LED_S pins. For details, see LED Modes on page 8.	
Y14	LED_B0	Output-Open Drain	Pull-Up (70 kΩ) 12 mA	LED device port1 [0]. This pin indicates the status of device port1 together with LED_B1 pin. For details, see LED Modes on page 8.	
Y15	LED_H0	Output-Open Drain	Pull-Up (70 kΩ) 12 mA	LED host port [0]. This pin indicates the status of HOST port together with LED_H1 pin. For details, see LED Modes on page 8.	
Y16	LED_A0	Output-Open Drain	Pull-Up (70 kΩ) 12 mA	LED device port0 [0]. This pin indicates the status of device port0 together with LED_A1 pin. For details, see LED Modes on page 8.	
		Output	8 mA	GPO signal bit 0	

Table 14: Power Supply Pin List

Pin Number	Pin Name	Туре	Description
A1, B2, C1, C3, D4, E1, E3, F4, G1, G3, H5	VDD RX3	Power	VDD (1.8V) for SATA PHY Receiver3
H4, J1, J3, K4, K5, L1, L3	VDD TX3	Power	VDD (1.8V) for SATA PHY Transmitter3
N4, N5, P1, P3	VDD P2	Power	VDD (1.8V) for SATA PHY PLL2
P5, R4, T1, T3, U4, V1	VDD RX4	Power	VDD (1.8V) for SATA PHY Receiver4
V3, W2, Y1, Y3	VDD TX4	Power	VDD (1.8V) for SATA PHY Transmitter4
D6, D10, D11, D15, E5, E6, E10, E11, E15, E16, F5, T5, T6, T7, T14, T15, T16, U5, U6, U7, U14, U15, U16	3V3DDO	Power	VDD I/O (3.3V)
D7, D8, D9, D12, D13, D14, E7, E8, E9, E12, E13, E14, T8, T9, T10, T11, T12, T13, U8, U9, U10, U11, U12, U13	VDDD	Power	VDD (1.8V)
P16, P18, P20, R17, T18, T20, U17, V18, V20, W19, Y18, Y20	VDD RX1	Power	VDD (1.8V) for SATA PHY Receiver1
K18, K20, L17, M16, M18, M20, N17	VDD TX1	Power	VDD (1.8V) for SATA PHY Transmitter1
G18, G20, H17, J16	VDD P1	Power	VDD (1.8V) for SATA PHY PLL1
D17, E18, E20, F17, G16	VDD RX2	Power	VDD (1.8V) for SATA PHY Receiver2
A20, B19, C18, C20	VDD TX2	Power	VDD (1.8V) for SATA PHY Transmitter2

Package Pin Descriptions

Pin Descriptions

Figure 8 shows the Pin-Diagram for the 21 mm x 21 mm BGA with a 20 x 20 array of Balls.




Figure 8: Sil3726 Pinout Diagram

Package Information

Dimensions

Figure 9 shows the dimensions of the 364-Ball HSBGA package.




Figure 9: 364 Ball HSBGA Package Dimensions (in Millimeters)

© 2006 Silicon Image, Inc. Sil-DS-0121-C1

Part Ordering Numbers:

- Sil3726CB (364-pin BGA, standard package) shown in Figure 10.
- Sil3726CBHU (364-pin BGA, green package) shown in Figure 11.




Figure 10: Marking Specification - Sil3726CB




Figure 11: Marking Specification - Sil3726CBHU

References

For more details about Serial ATA technology, refer to the following industry specifications:

- Serial ATA /High Speed AT Attachment Specification, Revision 1.0a
- Serial ATA II: Extensions to Serial ATA 1.0a, Revision 1.2
- Serial ATA II: Port Multiplier, Revision 1.1 and Revision 1.2 Release Candidate
- Serial ATA II: Electrical Specification, Revision 1.0
- Serial ATA II: Cables and Connectors, Volumes 1 and 2

Disclaimers

These materials are provided on an "AS IS" basis. Silicon Image, Inc. and its affiliates disclaim all representations and warranties (express, implied, statutory or otherwise), including but not limited to: (i) all implied warranties of merchantability, fitness for a particular purpose, and/or non-infringement of third party rights; (ii) all warranties arising out of course-of-dealing, usage, and/or trade; and (iii) all warranties that the information or results provided in, or that may be obtained from use of, the materials are accurate, reliable, complete, up-to-date, or produce specific outcomes. Silicon Image, Inc. and its affiliates assume no liability or responsibility for any errors or omissions in these materials, makes no commitment or warranty to correct any such errors or omissions or update or keep current the information contained in these materials, and expressly disclaims all direct, indirect, special, incidental, consequential, reliance and punitive damages, including WITHOUT LIMITATION any loss of profits arising out of your access to, use or interpretation of, or actions taken or not taken based on the content of these materials.

Silicon Image, Inc. and its affiliates reserve the right, without notice, to periodically modify the information in these materials, and to add to, delete, and/or change any of this information.

Notwithstanding the foregoing, these materials shall not, in the absence of authorization under U.S. and local law and regulations, as required, be used by or exported or re-exported to (i) any U.S. sanctioned or embargoed country, or to nationals or residents of such countries; or (ii) any person, entity, organization or other party identified on the U.S. Department of Commerce's Denied Persons or Entity List, the U.S. Department of Treasury's Specially Designated Nationals or Blocked Persons List, or the Department of State's Debarred Parties List, as published and revised from time to time; (iii) any party engaged in nuclear, chemical/biological weapons or missile proliferation activities; or (iv) any party for use in the design, development, or production of rocket systems or unmanned air vehicles.

Products and Services

The products and services described in these materials, and any other information, services, designs, know-how and/or products provided by Silicon Image, Inc. and/or its affiliates are provided on as "AS IS" basis, except to the extent that Silicon Image, Inc. and/or its affiliates provides an applicable written limited warranty in its standard form license agreements, standard Terms and Conditions of Sale and Service or its other applicable standard form agreements, in which case such limited warranty shall apply and shall govern in lieu of all other warranties (express, statutory, or implied). EXCEPT FOR SUCH LIMITED WARRANTY, SILICON IMAGE, INC. AND ITS AFFILIATES DISCLAIM ALL REPRESENTATIONS AND WARRANTIES (EXPRESS, IMPLIED, STATUTORY OR OTHERWISE), REGARDING THE INFORMATION, SERVICES, DESIGNS, KNOW-HOW AND PRODUCTS PROVIDED BY SILICON IMAGE, INC. AND/OR ITS AFFILIATES, INCLUDING BUT NOT LIMITED TO, ALL IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND/OR NON-INFRINGEMENT OF THIRD PARTY RIGHTS. YOU ACKNOWLEDGE AND AGREE THAT SUCH INFORMATION, SERVICES, DESIGNS, KNOW-HOW AND PRODUCTS HAVE NOT BEEN DESIGNED, TESTED, OR MANUFACTURED FOR USE OR RESALE IN SYSTEMS WHERE THE FAILURE, MALFUNCTION, OR ANY INACCURACY OF THESE ITEMS CARRIES A RISK OF DEATH OR SERIOUS BODILY INJURY, INCLUDING, BUT NOT LIMITED TO, USE IN NUCLEAR FACILITIES, AIRCRAFT NAVIGATION OR COMMUNICATION, EMERGENCY SYSTEMS, OR OTHER SYSTEMS WITH A SIMILAR DEGREE OF POTENTIAL HAZARD. NO PERSON IS AUTHORIZED TO MAKE ANY OTHER WARRANTY OR REPRESENTATION CONCERNING THE PERFORMANCE OF THE INFORMATION, PRODUCTS, KNOW-HOW, DESIGNS OR SERVICES OTHER THAN AS PROVIDED IN THESE TERMS AND CONDITIONS.



60 E. Arques Avenue

Sunnyvale, CA 94085

T 408.616.4000 F 408.830.9530

www.siliconimage.com