

CMLDM8005
SURFACE MOUNT
DUAL P-CHANNEL
ENHANCEMENT-MODE
SILICON MOSFETS



www.centralsemi.com

PICOmini™



SOT-563 CASE

APPLICATIONS:

- Load Switch / Level Shifting
- Battery Charging
- Boost Switch
- Electro-luminescent Backlighting

DESCRIPTION:

The CENTRAL SEMICONDUCTOR CMLDM8005 consists of Dual P-Channel Enhancement-mode silicon MOSFETs designed for high speed pulsed amplifier and driver applications. These MOSFETs offer Very Low $r_{DS(ON)}$ and Low Threshold Voltage.

MARKING CODE: CC8

FEATURES:

- ESD Protection up to 2kV
- 350mW Power Dissipation
- Very Low $r_{DS(ON)}$
- Low Threshold Voltage
- Logic Level Compatible
- Small, SOT-563 Surface Mount Package
- Complementary Dual N-Channel Device: CMLDM7005

MAXIMUM RATINGS: ($T_A=25^\circ\text{C}$)

	SYMBOL		UNITS
Drain-Source Voltage	V_{DS}	20	V
Gate-Source Voltage	V_{GS}	8.0	V
Continuous Drain Current (Steady State - Note 1)	I_D	650	mA
Continuous Source Current (Body Diode)	I_S	250	mA
Maximum Pulsed Drain Current	I_{DM}	1.0	A
Power Dissipation (Note 1)	P_D	350	mW
Power Dissipation (Note 2)	P_D	300	mW
Power Dissipation (Note 2)	P_D	150	mW
Operating and Storage Junction Temperature	T_J, T_{stg}	-65 to +150	$^\circ\text{C}$
Thermal Resistance (Note 1)	Θ_{JA}	357	$^\circ\text{C}/\text{W}$

ELECTRICAL CHARACTERISTICS PER TRANSISTOR: ($T_A=25^\circ\text{C}$ unless otherwise noted)

SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
I_{GSSF}, I_{GSSR}	$V_{GS}=4.5\text{V}, V_{DS}=0$			10	μA
I_{DSS}	$V_{DS}=16\text{V}, V_{GS}=0$			100	nA
BV_{DSS}	$V_{GS}=0, I_D=250\mu\text{A}$	20			V
$V_{GS(\text{th})}$	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	0.5		1.0	V
V_{SD}	$V_{GS}=0, I_S=250\text{mA}$			1.1	V
$r_{DS(\text{ON})}$	$V_{GS}=4.5\text{V}, I_D=350\text{mA}$		0.25	0.36	Ω
$r_{DS(\text{ON})}$	$V_{GS}=2.5\text{V}, I_D=300\text{mA}$		0.37	0.5	Ω
$r_{DS(\text{ON})}$	$V_{GS}=1.8\text{V}, I_D=150\text{mA}$			0.8	Ω

Notes: (1) Ceramic or aluminum core PC Board with copper mounting pad area of 4.0mm²

(2) FR-4 Epoxy PC Board with copper mounting pad area of 4.0mm²

(3) FR-4 Epoxy PC Board with copper mounting pad area of 1.4mm²

CMLDM8005


SURFACE MOUNT
DUAL P-CHANNEL
ENHANCEMENT-MODE
SILICON MOSFETS




ELECTRICAL CHARACTERISTICS PER TRANSISTOR - Continued: ($T_A=25^\circ\text{C}$ unless otherwise noted)

SYMBOL	TEST CONDITIONS	MIN	TYP	UNITS
$Q_g(\text{tot})$	$V_{DS}=10\text{V}$, $V_{GS}=4.5\text{V}$, $I_D=200\text{mA}$		1.2	nC
Q_{gs}	$V_{DS}=10\text{V}$, $V_{GS}=4.5\text{V}$, $I_D=200\text{mA}$		0.24	nC
Q_{gd}	$V_{DS}=10\text{V}$, $V_{GS}=4.5\text{V}$, $I_D=200\text{mA}$		0.36	nC
t_{FS}	$V_{DS}=10\text{V}$, $I_D=200\text{mA}$	0.2		s
C_{rss}	$V_{DS}=16\text{V}$, $V_{GS}=0$, $f=1.0\text{MHz}$		25	pF
C_{iss}	$V_{DS}=16\text{V}$, $V_{GS}=0$, $f=1.0\text{MHz}$		100	pF
C_{oss}	$V_{DS}=16\text{V}$, $V_{GS}=0$, $f=1.0\text{MHz}$		21	pF
t_{on}	$V_{DD}=10\text{V}$, $V_{GS}=4.5\text{V}$, $I_D=200\text{mA}$, $R_G=10\Omega$		38	ns
t_{off}	$V_{DD}=10\text{V}$, $V_{GS}=4.5\text{V}$, $I_D=200\text{mA}$, $R_G=10\Omega$		48	ns

SOT-563 CASE - MECHANICAL OUTLINE



PIN CONFIGURATION



LEAD CODE:

- 1) Source Q1
- 2) Gate Q1
- 3) Drain Q2
- 4) Source Q2
- 5) Gate Q2
- 6) Drain Q1

MARKING CODE: CC8

R3 (27-September 2011)