



**Please note that Cypress is an Infineon Technologies Company.**

The document following this cover page is marked as “Cypress” document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

**Continuity of document content**

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

**Continuity of ordering part numbers**

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

# Quad PLL Programmable Clock Generator with Spread Spectrum

## Features

- Four fully-integrated phase-locked loops (PLLs)
  - External crystal: 8 to 48 MHz
  - External reference: 8 to 166 MHz clock
- Wide operating output frequency range
  - 3 to 166 MHz
- Programmable spread spectrum with center and down spread option and lexmark and linear modulation profiles
- Selectable  $V_{DD}$  supply voltage options:
  - 2.5 V, 3.0 V, and 3.3 V
- Selectable output clock voltages, independent of  $V_{DD}$  supply:
  - 1.8 V, 2.5 V, 3.0 V, and 3.3 V
- Frequency select feature with option to select eight different frequencies over nine clock outputs
- Output enable, and SS ON/OFF controls
- Low jitter, high accuracy outputs
- Ability to synthesize nonstandard frequencies with Fractional-N capability
- Up to nine clock outputs with programmable drive strength
- Glitch-free outputs while frequency switching
- 20-pin TSSOP package

- Commercial and Industrial temperature ranges
- One-time programmability  
For programming support, contact [Cypress technical support](#) or send an email to [clocks@cypress.com](mailto:clocks@cypress.com)


## Benefits

- Multiple high-performance PLLs allow synthesis of unrelated frequencies
- Nonvolatile programming for personalization of PLL frequencies, spread spectrum characteristics, drive strength, crystal load capacitance, and output frequencies
- Application specific programmable electromagnetic interference (EMI) reduction using spread spectrum for clocks
- Programmable PLLs for system frequency margin tests
- Meets critical timing requirements in complex system designs
- Suitability for PC, consumer, portable, and networking applications
- Capable of zero parts per million (PPM) frequency synthesis error
- Uninterrupted system operation during clock frequency switch
- Application compatibility in standard and low-power systems

## Functional Description

For a complete list of related documentation, click [here](#).


## Block Diagram



**Contents**

<b>Pinouts</b> .....	<b>3</b>	<b>Recommended Crystal Specification</b>	
<b>Pin Definitions</b> .....	<b>3</b>	<b>for SMD Package</b> .....	<b>7</b>
<b>Functional Overview</b> .....	<b>4</b>	<b>Recommended Crystal Specification</b>	
Four Configurable PLLs .....	4	<b>for Thru-Hole Package</b> .....	<b>7</b>
Input Reference Clocks .....	4	<b>Test and Measurement Setup</b> .....	<b>8</b>
VDD Power Supply Options .....	4	<b>Voltage and Timing Definitions</b> .....	<b>8</b>
Output Bank Settings .....	4	<b>Ordering Information</b> .....	<b>9</b>
Output Source Selection .....	4	Possible Configurations .....	9
Spread Spectrum Control .....	4	Ordering Code Definitions .....	9
Frequency Select .....	4	<b>Package Diagrams</b> .....	<b>10</b>
Glitch-Free Frequency Switch .....	4	<b>Acronyms</b> .....	<b>11</b>
Output Enable Mode .....	4	<b>Document Conventions</b> .....	<b>11</b>
Output Drive Strength .....	4	Units of Measure .....	11
Generic Configuration and Custom Frequency .....	4	<b>Document History Page</b> .....	<b>12</b>
Output Driver Supply		<b>Sales, Solutions, and Legal Information</b> .....	<b>13</b>
and Multi-Function Input Restriction .....	4	Worldwide Sales and Design Support .....	13
<b>Absolute Maximum Conditions</b> .....	<b>5</b>	Products .....	13
<b>Recommended Operating Conditions</b> .....	<b>5</b>	PSoC® Solutions .....	13
<b>DC Electrical Specifications</b> .....	<b>6</b>	Cypress Developer Community .....	13
<b>AC Electrical Specifications</b> .....	<b>7</b>	Technical Support .....	13
<b>Configuration Example for C-C Jitter</b> .....	<b>7</b>		

## Pinouts

**Figure 1. 20 LD TSSOP pinout (CY25404)**


## Pin Definitions

CY25404 ( $V_{DD} = 2.5\text{ V}, 3.0\text{ V}$  or  $3.3\text{ V}$  Supply)

Pin No.	Name	I/O	Description
1	V <sub>DD</sub>	Power	Power supply: 2.5 V/3.0 V/3.3 V
2	XOUT	Output	Crystal output
3	XIN/EXCLKIN	Input	Crystal input or 1.8 V external clock input
4	V <sub>SS</sub>	Power	Power supply ground
5	CLK1	Output	Programmable clock output with spread spectrum. Output voltage depends on V <sub>DD_CLK_B1</sub> voltage.
6	V <sub>DD_CLK_B1</sub>	Power	Power supply for Bank1, (CLK1, CLK2, CLK3) outputs: 1.8 V/2.5 V/3.0 V/3.3 V
7	CLK2	Output	Programmable clock output with spread spectrum. Output voltage depends on V <sub>DD_CLK_B1</sub> voltage.
8	V <sub>SS</sub>	Power	Power supply ground
9	CLK3/FS0	Output/ Input	Multifunction programmable pin: Programmable clock output with no spread spectrum or frequency select input pin. Output voltage of CLK3 depends on V <sub>DD_CLK_B1</sub> voltage
10	OE/FS1	Input	Multifunction programmable pin: High-true output enable or frequency select pin
11	CLK4/FS2	Output/ Input	Multifunction programmable pin: Programmable clock output with no spread spectrum or frequency select input pin. Output voltage of CLK4 depends on V <sub>DD_CLK_B2</sub> voltage
12	CLK5	Output	Programmable clock output with no spread spectrum. Output voltage depends on V <sub>DD_CLK_B2</sub> voltage
13	V <sub>SS</sub>	Power	Power supply ground
14	CLK6	Output	Programmable clock output with spread spectrum. Output voltage depends on V <sub>DD_CLK_B2</sub> voltage.
15	V <sub>DD_CLK_B2</sub>	Power	Power supply for Bank2, (CLK4, CLK5, CLK6) outputs: 1.8 V/2.5 V/3.0 V/3.3 V
16	CLK7/SSON	Output/ Input	Multifunction programmable pin. Programmable clock output with spread spectrum or spread spectrum On/OFF control input pin. Output voltage of CLK7 depends on V <sub>DD_CLK_B3</sub> voltage
17	V <sub>DD_CLK_B3</sub>	Power	Power supply for Bank3, (CLK7, CLK8, CLK9) outputs: 1.8 V/2.5 V/3.0 V/3.3 V
18	CLK8	Output	Programmable clock output with spread spectrum. Output voltage depends on V <sub>DD_CLK_B3</sub> voltage.
19	V <sub>SS</sub>	Power	Power supply ground
20	CLK9	Output	Programmable clock output with spread spectrum. Output voltage depends on V <sub>DD_CLK_B3</sub> voltage.

## Functional Overview

### Four Configurable PLLs

The CY25404 has four programmable PLLs that can be used to generate output frequencies ranging from 3 to 166 MHz. The advantage of having four PLLs is that a single device generates up to four independent frequencies from a single crystal.

### Input Reference Clocks

The input to the CY25404 can be either a crystal or a clock signal. The input frequency range for crystals is 8 MHz to 48 MHz, while that for clock signals is 8 MHz to 166 MHz. The required voltage level for the input reference clock (EXCLKIN) is shown in the DC and AC Electrical Specification tables.

### V<sub>DD</sub> Power Supply Options

This device has programmable power supply option and it can be programmed to operate at any voltage 2.5 V, 3.0 V, or 3.3 V.

### Output Bank Settings

There are nine clock outputs grouped in three output driver banks. The Bank 1, Bank 2, and Bank 3 correspond to (CLK1, CLK2, CLK3), (CLK4, CLK5, CLK6), and (CLK7, CLK8, CLK9) respectively. Separate power supplies are used for each of these banks and they can be any of 1.8 V, 2.5 V, 3.0 V, or 3.3 V. These voltages are independent of V<sub>DD</sub> power supply used, giving user multiple choice of output clock voltage levels.

### Output Source Selection

These devices have programmable input sources for each of its nine clock outputs (CLK1–9). There are five available clock sources for these outputs. These clock sources are: XIN/EXCLKIN, PLL1, PLL2, PLL3, or PLL4. Output clock source selection is done using four out of five crossbar switch. Thus, any one of these five available clock sources can be arbitrarily selected for the clock outputs. This gives user a flexibility to have up to four independent clock outputs.

### Spread Spectrum Control

Two of the four PLLs (PLL3 and PLL4) have spread spectrum capability for EMI reduction in the system. The device uses a Cypress proprietary PLL and spread spectrum clock (SSC) technology to synthesize and modulate the frequency of the PLL. The spread spectrum feature can be turned on or off using a multifunction control pin (CLK7/SSON). It can be programmed to either center spread range from  $\pm 0.125\%$  to  $\pm 2.50\%$  or down spread range from  $-0.25\%$  to  $-5.0\%$  with Lexmark or Linear profile.

### Frequency Select

There are three multifunction frequency select pins (FS0, FS1 and FS2) that provide an option to select eight different sets of frequencies among each of the four PLLs. Each output has programmable output divider options.

### Glitch-Free Frequency Switch

When the frequency select pin (FS) is used to switch frequency, the outputs are glitch-free provided frequency is switched using

output dividers. This feature enables uninterrupted system operation while clock frequency is being switched.

### Output Enable Mode

There is a multifunction programmable pin 10, OE/FS1 that can be programmed to operate as output enable (OE) mode. OE is a high-true input and individual clock outputs can be programmed to be sensitive to this OE pin. If activated it shuts off the output drivers, resulting in minimum power consumption for the device.

### Output Drive Strength

The DC drive strength of the individual clock output can be programmed for different values. Table 1 shows the typical rise and fall times for different drive strength settings.

Table 1. Output Drive Strength

Output Drive Strength	Rise/Fall Time (ns) (Typical Value)
Low	6.8
Mid Low	3.4
Mid High	2.0
High	1.0

### Generic Configuration and Custom Frequency

There is a generic set of output frequencies available from the factory that can be used for the device evaluation purposes. The device, CY25404 can be custom programmed to any desired frequencies and listed features. For customer specific programming, contact your local Cypress field application engineer (FAE) or sales representative.

### Output Driver Supply and Multi-Function Input Restriction

There are three programmable Output/Input function pins for CLK3/FS0, CLK4/FS2, and CLK7/SSON. These are configurable as clock output or select input or spread spectrum ON/OFF control input pin.

- When configured as Output, the driver supply voltage is defined by V<sub>DD\_CLK\_Bx</sub> and can be individually used with 1.8 V, 2.5 V, 3.0 V, or 3.3 V power supply apart from the V<sub>DD</sub> supply.
- When configured as Input, the input threshold level is defined by V<sub>DD</sub> supply while the protection diode is connected to the respective V<sub>DD\_CLK\_Bx</sub> power supply. Therefore, if V<sub>DD\_CLK\_Bx</sub> is less than V<sub>DD</sub> - 0.5 V, a large leakage current would flow from the input pin to the V<sub>DD\_CLK\_Bx</sub> supply. The device does not permit this condition; it is required that the power supply for the bank (V<sub>DD\_CLK\_Bx</sub>) is more than V<sub>DD</sub> - 0.5 V.

**Example:** If V<sub>DD\_CLK\_B2</sub> = 1.8 V, CLK4/FS2 is configured as FS2, and V<sub>DD</sub> = 3.3 V, there will be a leakage current from FS2 high to V<sub>DD\_CLK\_B2</sub>. The multi-function pin should only be used as clock output if the V<sub>DD\_CLK\_Bx</sub> is less than V<sub>DD</sub> - 0.5 V. In other words, when these multi-function programmable pins are configured as input, the power supply for the bank (V<sub>DD\_CLK\_Bx</sub>) should be more than V<sub>DD</sub> - 0.5 V.

### Absolute Maximum Conditions

Parameter	Description	Condition	Min	Max	Unit
V <sub>DD</sub>	Supply voltage	–	–0.5	4.5	V
V <sub>DD_CLK_BX</sub>	Output bank supply voltage	–	–0.5	4.5	V
V <sub>IN</sub>	Input voltage	Relative to V <sub>SS</sub>	–0.5	V <sub>DD</sub> + 0.5	V
T <sub>S</sub>	Temperature, storage	Non functional	–65	+150	°C
ESD <sub>HBM</sub>	ESD protection (human body model)	JEDEC EIA/JESD22-A114-E	2000		volts
UL-94	Flammability rating	V-0 at 1/8 in.	–	10	ppm
MSL	Moisture sensitivity level	–		3	

### Recommended Operating Conditions

Parameter	Description	Min	Typ	Max	Unit
V <sub>DD</sub>	V <sub>DD</sub> operating voltage	2.25	–	3.60	V
V <sub>DD_CLK_BX</sub>	Output driver voltage for bank 1, 2 and 3	1.71	–	3.60	V
T <sub>AC</sub>	Commercial ambient temperature	0	–	+70	°C
T <sub>AI</sub>	Industrial ambient temperature	–40	--	+85	°C
C <sub>LOAD</sub>	Maximum load capacitance	–	–	15	pF
t <sub>PU</sub>	Power-up time for all V <sub>DD</sub> to reach minimum specified voltage (power ramps must be monotonic)	0.05	–	500	ms

## DC Electrical Specifications

Parameter	Description	Conditions	Min	Typ	Max	Unit	
V <sub>OL</sub>	Output low voltage	I <sub>OL</sub> = 2 mA, drive strength = [00]	–	–	0.4	V	
		I <sub>OL</sub> = 3 mA, drive strength = [01]					
		I <sub>OL</sub> = 7 mA, drive strength = [10]					
		I <sub>OL</sub> = 12 mA, drive strength = [11]					
V <sub>OH</sub>	Output high voltage	I <sub>OH</sub> = –2 mA, drive strength = [00]	V <sub>DD_CLK_BX</sub> – 0.4	–	–	V	
		I <sub>OH</sub> = –3 mA, drive strength = [01]					
		I <sub>OH</sub> = –7 mA, drive strength = [10]					
		I <sub>OH</sub> = –12 mA, drive strength = [11]					
V <sub>IL1</sub>	Input low voltage of FS0, OE/FS1, FS2, and SSON	–	–	–	0.2 × V <sub>DD</sub>	V	
V <sub>IL2</sub>	Input low voltage of EXCLKIN	–	–	–	0.18	V	
V <sub>IH1</sub>	Input high voltage of FS0, OE/FS1, FS2, and SSON	–	–	–	0.8 × V <sub>DD</sub>	V	
V <sub>IH2</sub>	Input high voltage of EXCLKIN	–	–	–	1.62	V	
I <sub>IL1</sub>	Input low current of OE/FS1 pin	V <sub>IL</sub> = 0V	–	–	–	10	μA
I <sub>IH1</sub>	Input high current of OE/FS1 pin	V <sub>IH</sub> = V <sub>DD</sub>	–	–	–	10	μA
I <sub>IL2</sub>	Input low current of SSON, FS0 and FS2 pins	V <sub>IL</sub> = 0 V (Internal pull dn = 160k typ)	–	–	–	10	μA
I <sub>IH2</sub>	Input high current of SSON, FS0, and FS2 pins	V <sub>IH</sub> = V <sub>DD</sub> (Internal pull dn = 160k typ)	–	–	–	14	μA
R <sub>DN</sub>	Pull down resistor of SSON, FS0, and FS2 and off state (CLK1-CLK9) pins	Clock outputs in off-state by setting OE = Low	–	–	–	100	kΩ
I <sub>DD</sub> <sup>[1, 2]</sup>	Supply current for CY25404	OE = High, No load	–	–	–	22	mA
C <sub>IN</sub> <sup>[1]</sup>	Input capacitance	SSON, CLKIN, FS0, OE/FS1, and FS2 pins	–	–	–	7	pF

**Notes**

1. Guaranteed by design but not 100% tested.
2. Configuration dependent.

## AC Electrical Specifications

Parameter	Description	Conditions	Min	Typ	Max	Unit
F <sub>IN</sub> (crystal)	Crystal frequency, XIN	–	8	–	48	MHz
F <sub>IN</sub> (clock)	Input clock frequency, EXCLKIN	–	8	–	166	MHz
F <sub>CLK</sub>	Output clock frequency	V <sub>DD_CLK_BX</sub> = 2.5 V, 3.0 V, 3.3 V	3	–	166	MHz
		V <sub>DD_CLK_BX</sub> = 1.8 V	3	–	50	MHz
DC1	Output duty cycle, All clocks except Ref Out	Duty cycle is defined in <a href="#">Figure 3 on page 8</a> ; t <sub>1</sub> /t <sub>2</sub> , measured at 50% of V <sub>DD_CLK_BX</sub>	45	50	55	%
DC2	Ref out duty cycle	Ref In Min 45%, Max 55%	40	–	60	%
T <sub>RF1</sub> <sup>[1]</sup>	Output rise/fall time	Measured from 20% to 80% of V <sub>DD_CLK_BX</sub> , as shown in <a href="#">Figure 4 on page 8</a> , C <sub>LOAD</sub> = 15 pF, Drive strength [00]	–	6.8	–	ns
T <sub>RF2</sub> <sup>[1]</sup>	Output rise/fall time	Measured from 20% to 80% of V <sub>DD_CLK_BX</sub> , as shown in <a href="#">Figure 4 on page 8</a> , C <sub>LOAD</sub> = 15 pF, Drive strength [01]	–	3.4	–	ns
T <sub>RF3</sub> <sup>[1]</sup>	Output rise/fall time	Measured from 20% to 80% of V <sub>DD_CLK_BX</sub> , as shown in <a href="#">Figure 4 on page 8</a> , C <sub>LOAD</sub> = 15 pF, Drive strength [10]	–	2.0	–	ns
T <sub>RF4</sub> <sup>[1]</sup>	Output rise/fall time	Measured from 20% to 80% of V <sub>DD_CLK_BX</sub> , as shown in <a href="#">Figure 4 on page 8</a> , C <sub>LOAD</sub> = 15 pF, Drive strength [11]	–	1.0	–	ns
T <sub>CCJ</sub> <sup>[1,2]</sup>	Cycle-to-cycle jitter (peak)	Configuration dependent. See <a href="#">Configuration Example for C-C Jitter</a> .	–	100	–	ps
T <sub>LOCK</sub> <sup>[1]</sup>	PLL lock time	Measured from 90% of the applied power supply level	–	1	3	ms

## Configuration Example for C-C Jitter

Ref. Freq. (MHz)	CLK1 Output		CLK2 Output		CLK3 Output		CLK4 Output		CLK5 Output	
	Freq. (MHz)	C-C Jitter Typ (ps)								
14.3181	8.0	134	166	103	48	92	74.25	81	Not Used	
19.2	74.25	99	166	94	8	91	27	110	48	75
27	48	67	27	109	166	103	74.25	97	Not Used	
48	48	93	27	123	166	137	166	138	8	103

## Recommended Crystal Specification for SMD Package


Parameter	Description	Range 1	Range 2	Range 3	Unit
F <sub>IN</sub>	Crystal frequency	8–14	14–28	28–48	MHz
R1	Maximum motional resistance (ESR)	135	50	30	Ω
CL	Parallel load capacitance (device has internal load capacitance adjustment feature)	8–18	8–14	8–12	pF
DL(max)	Maximum crystal drive level	300	300	300	μW

## Recommended Crystal Specification for Thru-Hole Package

Parameter	Description	Range 1	Range 2	Range 3	Unit
F <sub>IN</sub>	Crystal frequency	8–14	14–24	24–32	MHz
R1	Maximum motional resistance (ESR)	90	50	30	Ω
CL	Parallel load capacitance (device has internal load capacitance adjustment feature)	8–18	8–12	8–12	pF
DL(max)	Maximum crystal drive level	1000	1000	1000	μW

## Test and Measurement Setup

Figure 2. Test and Measurement Setup



## Voltage and Timing Definitions

Figure 3. Duty Cycle Definition






Figure 4. Rise Time =  $T_{RF}$ , Fall Time =  $T_{RF}$





Package Diagrams

Figure 5. 20-pin TSSOP (4.40 mm Body) Package Outline, 51-85118



DIMENSIONS IN MM[INCHES] MIN, MAX.

REFERENCE JEDEC MO-153

PART #	
Z20.173	STANDARD PKG.
ZZ20.173	LEAD FREE PKG.

51-85118 \*E

## Acronyms

Acronym	Description
DL	drive level
EIA	Electronic Industries Alliance
EMI	electromagnetic interference
ESD	electrostatic discharge
FAE	field application engineer
FS	frequency select
JEDEC	Joint Electron Devices Engineering Council
OE	output enable
OSC	oscillator
PD	power-down
PLL	phase-locked loop
PPM	parts per million
SS	spread spectrum
SSC	spread spectrum clock
SSON	spread spectrum on
TSSOP	thin shrunk small outline package

## Document Conventions

### Units of Measure

Symbol	Unit of Measure
°C	degrees Celsius
fF	femtofarads
mA	milliampere
MHz	megahertz
μs	microseconds
ms	millisecond
μW	microwatts
ns	nanoseconds
Ω	ohms
pF	picofarads
ppm	parts per million
ps	picoseconds
V	volts
W	watts

**Document History Page**

Document Title: CY25404, Quad PLL Programmable Clock Generator with Spread Spectrum				
Document Number: 001-43258				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	1793805	DPF / AESA	12/03/2007	New data sheet.
*A	2748211	TSAI	08/10/2009	Post to external web.
*B	2899300	CXQ	03/26/2010	Updated <a href="#">Ordering Information</a> : Added note below heading (regarding Possible Configurations). Added <a href="#">Possible Configurations</a> (for “xxx” parts). Updated <a href="#">Package Diagrams</a> : spec 51-85118 – Change revision from *A to *B.
*C	3308261	BASH	07/11/2011	Updated <a href="#">Ordering Information</a> : No change in part numbers. Added <a href="#">Ordering Code Definitions</a> . Updated <a href="#">Package Diagrams</a> : spec 51-85118 – Change revision from *B to *C. Added <a href="#">Acronyms</a> and <a href="#">Units of Measure</a> . Completing Sunset Review.
*D	4416418	XHT	06/30/2014	Updated <a href="#">Features</a> : Added 1.8 V under “Selectable output clock voltages, independent of V <sub>DD</sub> supply”. Updated <a href="#">Pin Definitions</a> : Updated details in “Description” column corresponding to pins 6, 15 and 17 (Added 1.8 V). Updated <a href="#">Functional Overview</a> : Updated <a href="#">Output Bank Settings</a> : Updated description (Added 1.8 V). Updated <a href="#">Recommended Operating Conditions</a> : Changed minimum value of V <sub>DD_CLK_BX</sub> parameter from 2.25 V to 1.71 V. Updated <a href="#">Package Diagrams</a> : spec 51-85118 – Change revision from *C to *D.
*E	4586478	XHT	03/12/2014	Updated <a href="#">Functional Description</a> : Added “For a complete list of related documentation, click <a href="#">here</a> .” at the end. Updated <a href="#">Package Diagrams</a> : spec 51-85118 – Change revision from *D to *E.
*F	4794092	XHT	06/12/2015	No technical updates. Completing Sunset Review.
*G	5778174	PSR	06/19/2017	Updated <a href="#">Features</a> : Added “One-time programmability”. Updated <a href="#">Pin Definitions</a> : Updated details in “Description” column corresponding to pins 5, 7, 9, 11, 12, 14, 16, 18 and 20 (Added spread spectrum related information for outputs). Updated <a href="#">Functional Overview</a> : Added <a href="#">Output Driver Supply and Multi-Function Input Restriction</a> . Completing Sunset Review.
*H	6582001	XHT	05/27/2019	Updated to new template. Completing Sunset Review.

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

#### Products

Arm® Cortex® Microcontrollers	<a href="http://cypress.com/arm">cypress.com/arm</a>
Automotive	<a href="http://cypress.com/automotive">cypress.com/automotive</a>
Clocks & Buffers	<a href="http://cypress.com/clocks">cypress.com/clocks</a>
Interface	<a href="http://cypress.com/interface">cypress.com/interface</a>
Internet of Things	<a href="http://cypress.com/iot">cypress.com/iot</a>
Memory	<a href="http://cypress.com/memory">cypress.com/memory</a>
Microcontrollers	<a href="http://cypress.com/mcu">cypress.com/mcu</a>
PSoC	<a href="http://cypress.com/psoc">cypress.com/psoc</a>
Power Management ICs	<a href="http://cypress.com/pmic">cypress.com/pmic</a>
Touch Sensing	<a href="http://cypress.com/touch">cypress.com/touch</a>
USB Controllers	<a href="http://cypress.com/usb">cypress.com/usb</a>
Wireless Connectivity	<a href="http://cypress.com/wireless">cypress.com/wireless</a>

#### PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6 MCU](#)

#### Cypress Developer Community

[Community](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

#### Technical Support

[cypress.com/support](http://cypress.com/support)

© Cypress Semiconductor Corporation, 2007–2019. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure of the High-Risk Device, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any use of a Cypress product as a Critical Component in a High-Risk Device. You shall indemnify and hold Cypress, its directors, officers, employees, agents, affiliates, distributors, and assigns harmless from and against all claims, costs, damages, and expenses, arising out of any claim, including claims for product liability, personal injury or death, or property damage arising from any use of a Cypress product as a Critical Component in a High-Risk Device. Cypress products are not intended or authorized for use as a Critical Component in any High-Risk Device except to the limited extent that (i) Cypress's published data sheet for the product explicitly states Cypress has qualified the product for use in a specific High-Risk Device, or (ii) Cypress has given you advance written authorization to use the product as a Critical Component in the specific High-Risk Device and you have signed a separate indemnification agreement.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](http://cypress.com). Other names and brands may be claimed as property of their respective owners.