



## CY62167G/CY62167GE MoBL<sup>®</sup>

# 16-Mbit (1 M words × 16 bit / 2 M words × 8 bit) Static RAM with Error-Correcting Code (ECC)

## Features

- Ultra-low standby current
  - Typical standby current: 5.5  $\mu$ A
  - Maximum standby current: 16  $\mu$ A
- High speed: 45 ns / 55 ns
- Embedded error-correcting code (ECC) for single-bit error correction
- Wide voltage range: 1.65 V to 2.2 V, 2.2 V to 3.6 V, and 4.5 V to 5.5 V
- 1.0-V data retention
- Transistor-transistor logic (TTL) compatible inputs and outputs
- Error indication (ERR) pin to indicate 1-bit error detection and correction
- 48-pin TSOP I package configurable as 1 M × 16 or 2 M × 8 SRAM
- Available in Pb-free 48-ball VFBGA and 48-pin TSOP I packages

## Functional Description

CY62167G and CY62167GE are high-performance CMOS, low-power (MoBL<sup>®</sup>) SRAM devices with embedded ECC<sup>[1]</sup>. Both devices are offered in single and dual chip enable options and in multiple pin configurations. The CY62167GE device includes an ERR pin that signals a single-bit error-detection and correction event during a read cycle.

To access devices with a single chip enable input, assert the chip enable (CE) input LOW. To access dual chip enable devices, assert both chip enable inputs –  $\overline{CE}_1$  as LOW and  $CE_2$  as HIGH.

To perform data writes, assert the Write Enable ( $\overline{WE}$ ) input LOW, and provide the data and address on the device data pins (I/O<sub>0</sub>

through I/O<sub>15</sub>) and address pins (A<sub>0</sub> through A<sub>19</sub>) respectively. The Byte High Enable (BHE) and Byte Low Enable (BLE) inputs control byte writes and write data on the corresponding I/O lines to the memory location specified.  $\overline{BHE}$  controls I/O<sub>8</sub> through I/O<sub>15</sub> and  $\overline{BLE}$  controls I/O<sub>0</sub> through I/O<sub>7</sub>.

To perform data reads, assert the Output Enable ( $\overline{OE}$ ) input and provide the required address on the address lines. You can access read data on the I/O lines (I/O<sub>0</sub> through I/O<sub>15</sub>). To perform byte accesses, assert the required byte enable signal (BHE or BLE) to read either the upper byte or the lower byte of data from the specified address location.

All I/Os (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high-impedance state when the device is deselected ( $\overline{CE}$  HIGH for a single chip enable device and  $\overline{CE}_1$  HIGH /  $CE_2$  LOW for a dual chip enable device), or the control signals are de-asserted ( $\overline{OE}$ ,  $\overline{BLE}$ , BHE).

These devices have a unique Byte Power-down feature where, if both the Byte Enables ( $\overline{BHE}$  and  $\overline{BLE}$ ) are disabled, the devices seamlessly switch to the standby mode irrespective of the state of the chip enables, thereby saving power.

On the CY62167GE devices, the detection and correction of a single-bit error in the accessed location is indicated by the assertion of the ERR output (ERR = High). See the [Truth Table – CY62167G/CY62167GE on page 16](#) for a complete description of read and write modes.

The CY62167G and CY62167GE devices are available in a Pb-free 48-pin TSOP I package and 48-ball VFBGA packages. The logic block diagrams are on page 2.

The device in the 48-pin TSOP I package can also be configured to function as a 2 M words × 8 bit device. Refer to the Pin Configurations section for details.

For a complete list of related documentation, click [here](#).


## Product Portfolio

Product	Features and Options (see the Pin Configurations section)	Range	V <sub>CC</sub> Range (V)	Speed (ns)	Current Consumption			
					Operating I <sub>CC</sub> , (mA)		Standby, I <sub>SB2</sub> ( $\mu$ A)	
					f = f <sub>max</sub>			
					Typ <sup>[2]</sup>	Max	Typ <sup>[2]</sup>	Max
CY62167G(E)18	Single or dual Chip Enables Optional ERR pin	Industrial	1.65 V–2.2 V	55	29	32	7	26
CY62167G(E)30			2.2 V–3.6 V	45	29	36	5.5	16
CY62167G(E)			4.5 V–5.5 V					


### Notes

1. This device does not support automatic write-back on error detection.
2. Typical values are included only for reference and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 1.8 V (for V<sub>CC</sub> range of 1.65 V–2.2 V), V<sub>CC</sub> = 3 V (for V<sub>CC</sub> range of 2.2 V–3.6 V), and V<sub>CC</sub> = 5 V (for V<sub>CC</sub> range of 4.5 V–5.5 V), T<sub>A</sub> = 25 °C.

Logic Block Diagram – CY62167G



Logic Block Diagram – CY62167GE



**Contents**

<b>Pin Configuration – CY62167G .....</b>	<b>4</b>	<b>Ordering Information .....</b>	<b>17</b>
<b>Pin Configuration – CY62167GE .....</b>	<b>5</b>	Ordering Code Definitions .....	17
<b>Maximum Ratings .....</b>	<b>7</b>	<b>Package Diagrams .....</b>	<b>18</b>
<b>Operating Range .....</b>	<b>7</b>	<b>Acronyms .....</b>	<b>20</b>
<b>DC Electrical Characteristics .....</b>	<b>7</b>	<b>Document Conventions .....</b>	<b>20</b>
<b>Capacitance .....</b>	<b>9</b>	Units of Measure .....	20
<b>Thermal Resistance .....</b>	<b>9</b>	<b>Document History Page .....</b>	<b>21</b>
<b>AC Test Loads and Waveforms .....</b>	<b>9</b>	<b>Sales, Solutions, and Legal Information .....</b>	<b>22</b>
<b>Data Retention Characteristics .....</b>	<b>10</b>	Worldwide Sales and Design Support .....	22
<b>Data Retention Waveform .....</b>	<b>10</b>	Products .....	22
<b>Switching Characteristics .....</b>	<b>11</b>	PSoC® Solutions .....	22
<b>Switching Waveforms .....</b>	<b>12</b>	Cypress Developer Community .....	22
<b>Truth Table – CY62167G/CY62167GE .....</b>	<b>16</b>	Technical Support .....	22
<b>ERR Output – CY62167GE .....</b>	<b>16</b>		

### Pin Configuration – CY62167G

Figure 1. 48-ball VFBGA Pinout (Dual Chip Enable without ERR) – CY62167G [3]





Figure 2. 48-pin TSOP I Pinout (Dual Chip Enable without ERR) – CY62167G [3, 4]



**Notes**

- 3. NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin configuration.
- 4. Tie the **BYTE** pin in the 48-pin TSOP I package to V<sub>CC</sub> to use the device as a 1 M × 16 SRAM. The 48-pin TSOP I package can also be used as a 2 M × 8 SRAM by tying the **BYTE** signal to V<sub>SS</sub>. In the 2 M × 8 configuration, pin 45 is the extra address line A20, while BHE, BLE, and I/O<sub>8</sub> to I/O<sub>14</sub> pins are not used and can be left floating.

Pin Configuration – CY62167GE

Figure 3. 48-ball VFBGA Pinout (Single Chip Enable with ERR) – CY62167GE [5, 6]





Figure 4. 48-ball VFBGA Pinout (Dual Chip Enable with ERR) – CY62167GE [5, 6]




Note

- 5. NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin configuration.
- 6. ERR is an Output pin. If not used, this pin should be left floating.

Pin Configuration – CY62167GE (continued)

Figure 5. 48-pin TSOP I Pinout (Dual Chip Enable with ERR) – CY62167GE [7, 8]



Notes

7. NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin configuration.
8. Tie the BYTE pin in the 48-pin TSOP I package to V<sub>CC</sub> to use the device as a 1 M × 16 SRAM. The 48-pin TSOP I package can also be used as a 2 M × 8 SRAM by tying the BYTE signal to V<sub>SS</sub>. In the 2 M × 8 configuration, pin 45 is the extra address line A20, while the BHE, BLE, and I/O<sub>8</sub> to I/O<sub>14</sub> pins are not used and can be left floating.

## Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature .....	-65 °C to + 150 °C
Ambient temperature with power applied .....	-55 °C to + 125 °C
Supply voltage to ground potential .....	-0.5 V to V <sub>CC</sub> + 0.5 V
DC voltage applied to outputs in High Z state <sup>[9]</sup> .....	-0.5 V to V <sub>CC</sub> + 0.5 V
DC input voltage <sup>[9]</sup> .....	-0.5 V to V <sub>CC</sub> + 0.5 V

Output current into outputs (LOW) .....	20 mA
Static discharge voltage (MIL-STD-883, Method 3015) .....	>2001 V
Latch-up current .....	>140 mA

## Operating Range

Grade	Ambient Temperature	V <sub>CC</sub> <sup>[10]</sup>
Industrial	-40 °C to +85 °C	1.65 V to 2.2 V, 2.2 V to 3.6 V, 4.5 V to 5.5 V

## DC Electrical Characteristics

Over the operating range of -40 °C to 85 °C

Parameter	Description	Test Conditions	45/55 ns			Unit	
			Min	Typ <sup>[11]</sup>	Max		
V <sub>OH</sub>	Output HIGH voltage	1.65 V to 2.2 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -0.1 mA	1.4	-	-	V
		2.2 V to 2.7 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -0.1 mA	2.0	-	-	
		2.7 V to 3.6 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -1.0 mA	2.4	-	-	
		4.5 V to 5.5 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -1.0 mA	2.4	-	-	
		4.5 V to 5.5 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -0.1 mA	V <sub>CC</sub> - 0.4 <sup>[12]</sup>	-	-	
V <sub>OL</sub>	Output LOW voltage	1.65 V to 2.2 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 0.1 mA	-	-	0.2	
		2.2 V to 2.7 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 0.1 mA	-	-	0.4	
		2.7 V to 3.6 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 2.1 mA	-	-	0.4	
		4.5 V to 5.5 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 2.1 mA	-	-	0.4	
V <sub>IH</sub>	Input HIGH voltage <sup>[9]</sup>	1.65 V to 2.2 V	-	1.4	-	V <sub>CC</sub> + 0.2	
		2.2 V to 2.7 V	-	2.0	-	V <sub>CC</sub> + 0.3	
		2.7 V to 3.6 V	-	2.0	-	V <sub>CC</sub> + 0.3	
		4.5 V to 5.5 V	-	2.2	-	V <sub>CC</sub> + 0.5	
V <sub>IL</sub>	Input LOW voltage <sup>[9]</sup>	1.65 V to 2.2 V	-	-0.2	-	0.4	
		2.2 V to 2.7 V	-	-0.3	-	0.6	
		2.7 V to 3.6 V	-	-0.3	-	0.8	
		4.5 V to 5.5 V	-	-0.5	-	0.8	
I <sub>IX</sub>	Input leakage current	GND ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>		-1.0	-	+1.0	μA
I <sub>OZ</sub>	Output leakage current	GND ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> , Output disabled		-1.0	-	+1.0	
I <sub>CC</sub>	V <sub>CC</sub> operating supply current	V <sub>CC</sub> = Max, I <sub>OUT</sub> = 0 mA, CMOS levels	f = 22.22 MHz (45 ns)	-	29.0	36.0	mA
			f = 18.18 MHz (55 ns)	-	29.0	32.0	
			f = 1 MHz	-	7.0	9.0	

### Notes

- V<sub>IL(min)</sub> = -2.0 V and V<sub>IH(max)</sub> = V<sub>CC</sub> + 2 V for pulse durations of less than 2 ns.
- Full device AC operation assumes a 100-μs ramp time from 0 to V<sub>CC</sub> (min) and 200-μs wait time after V<sub>CC</sub> stabilizes to its operational value.
- Indicates the value for the center of distribution at 3.0 V, 25 °C and not 100% tested.
- This parameter is guaranteed by design and is not tested.

**DC Electrical Characteristics** (continued)

Over the operating range of –40 °C to 85 °C

Parameter	Description	Test Conditions	45/55 ns			Unit
			Min	Typ <sup>[11]</sup>	Max	
$I_{SB1}^{[13]}$	Automatic Power-down Current – CMOS Inputs; $V_{CC} = 2.2\text{ V to }3.6\text{ V and }4.5\text{ V to }5.5\text{ V}$	$\overline{CE}_1 \geq V_{CC} - 0.2\text{ V or }CE_2 \leq 0.2\text{ V}$ or $(\overline{BHE} \text{ and } \overline{BLE}) \geq V_{CC} - 0.2\text{ V}$ , $V_{IN} \geq V_{CC} - 0.2\text{ V, } V_{IN} \leq 0.2\text{ V}$ , $f = f_{max}$ (address and data only), $f = 0$ ( $\overline{OE}$ , and $\overline{WE}$ ), $V_{CC} = V_{CC(max)}$	–	5.5	16.0	$\mu\text{A}$
	Automatic Power-down Current – CMOS Inputs $V_{CC} = 1.65\text{ V to }2.2\text{ V}$		–	7.0	26.0	
$I_{SB2}^{[13]}$	Automatic Power-down Current – CMOS Inputs $V_{CC} = 2.2\text{ V to }3.6\text{ V and }4.5\text{ V to }5.5\text{ V}$	$\overline{CE}_1 \geq V_{CC} - 0.2\text{ V or }CE_2 \leq 0.2\text{ V or }(\overline{BHE} \text{ and } \overline{BLE}) \geq V_{CC} - 0.2\text{ V}$ , $V_{IN} \geq V_{CC} - 0.2\text{ V or } V_{IN} \leq 0.2\text{ V}$ , $f = 0, V_{CC} = V_{CC(max)}$	25 °C	–	5.5	6.5 <sup>[14]</sup>
			40 °C	–	6.3	8.0 <sup>[14]</sup>
			70 °C	–	8.4	12.0 <sup>[14]</sup>
			85 °C	–	12.0	16.0
	Automatic Power-down Current – CMOS Inputs $V_{CC} = 1.65\text{ V to }2.2\text{ V}$	$\overline{CE}_1 \geq V_{CC} - 0.2\text{ V or }CE_2 \leq 0.2\text{ V}$ or $(\overline{BHE} \text{ and } \overline{BLE}) \geq V_{CC} - 0.2\text{ V}$ , $V_{IN} \geq V_{CC} - 0.2\text{ V or } V_{IN} \leq 0.2\text{ V}$ , $f = 0, V_{CC} = V_{CC(max)}$	–	7.0	26.0	

**Notes**

13. Chip enables ( $\overline{CE}_1$  and  $CE_2$ ) and  $\overline{BYTE}$  must be tied to CMOS levels to meet the  $I_{SB1} / I_{SB2} / I_{CCDR}$  spec. Other inputs can be left floating.  
 14. The  $I_{SB2}$  maximum limits at 25 °C, 40 °C, and 70 °C are guaranteed by design and not 100% tested.



### Capacitance



Parameter <sup>[15]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz, V <sub>CC</sub> = V <sub>CC(typ)</sub>	10.0	pF
C <sub>OUT</sub>	Output capacitance		10.0	pF

### Thermal Resistance


Parameter <sup>[15]</sup>	Description	Test Conditions	48-ball VFBGA	48-pin TSOP I	Unit
Θ <sub>JA</sub>	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	31.50	57.99	°C/W
Θ <sub>JC</sub>	Thermal resistance (junction to case)		15.75	13.42	°C/W

### AC Test Loads and Waveforms

Figure 6. AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT



Parameters	1.8 V	2.5 V	3.0 V	5.0 V	Unit
R1	13500	16667	1103	1800	Ω
R2	10800	15385	1554	990	Ω
R <sub>TH</sub>	6000	8000	645	639	Ω
V <sub>TH</sub>	0.80	1.20	1.75	1.77	V
V <sub>HIGH</sub>	1.8	2.5	3.0	5.0	V

**Note**

15. Tested initially and after any design or process changes that may affect these parameters.


## Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Typ <sup>[16]</sup>	Max	Unit
$V_{DR}$	$V_{CC}$ for data retention	–	1.0	–	–	V
$I_{CCDR}$ <sup>[17, 18]</sup>	Data retention current	$1.2\text{ V} \leq V_{CC} \leq 2.2\text{ V}$ , $\overline{CE}_1 \geq V_{CC} - 0.2\text{ V}$ or $CE_2 \leq 0.2\text{ V}$ or $(\overline{BHE}$ and $\overline{BLE}) \geq V_{CC} - 0.2\text{ V}$ , $V_{IN} \geq V_{CC} - 0.2\text{ V}$ or $V_{IN} \leq 0.2\text{ V}$	–	7.0	26.0	$\mu\text{A}$
		$2.2\text{ V} < V_{CC} \leq 3.6\text{ V}$ or $4.5\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ , $\overline{CE}_1 \geq V_{CC} - 0.2\text{ V}$ or $CE_2 \leq 0.2\text{ V}$ or $(\overline{BHE}$ and $\overline{BLE}) \geq V_{CC} - 0.2\text{ V}$ , $V_{IN} \geq V_{CC} - 0.2\text{ V}$ or $V_{IN} \leq 0.2\text{ V}$	–	5.5	16.0	$\mu\text{A}$
$t_{CDR}$ <sup>[19]</sup>	Chip deselect to data retention time	–	0.0	–	–	–
$t_R$ <sup>[19, 20]</sup>	Operation recovery time	–	45/55	–	–	ns

## Data Retention Waveform

Figure 7. Data Retention Waveform<sup>[21]</sup>



### Notes

16. Indicates the value for the center of distribution at 3.0 V, 25 °C and not 100% tested.
17. Chip enables ( $\overline{CE}_1$  and  $CE_2$ ) and  $\overline{BYTE}$  must be tied to CMOS levels to meet the  $I_{SB1}$  /  $I_{SB2}$  /  $I_{CCDR}$  spec. Other inputs can be left floating.
18.  $I_{CCDR}$  is guaranteed only after the device is first powered up to  $V_{CC(min)}$  and then brought down to  $V_{DR}$ .
19. These parameters are guaranteed by design and are not tested.
20. Full-device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min)} \geq 100\ \mu\text{s}$  or stable at  $V_{CC(min)} \geq 100\ \mu\text{s}$ .
21.  $\overline{BHE}.\overline{BLE}$  is the AND of both  $\overline{BHE}$  and  $\overline{BLE}$ . Deselect the chip by either disabling the chip enable signals or by disabling both  $\overline{BHE}$  and  $\overline{BLE}$ .

## Switching Characteristics

Parameter <sup>[22]</sup>	Description	45 ns		55 ns		Unit
		Min	Max	Min	Max	
<b>Read Cycle</b>						
$t_{RC}$	Read cycle time	45.0	–	55.0	–	ns
$t_{AA}$	Address to data valid / Address to ERR valid	–	45.0	–	55.0	ns
$t_{OHA}$	Data hold from address change / ERR hold from address change	10.0	–	10.0	–	ns
$t_{ACE}$	$\overline{CE}_1$ LOW and $CE_2$ HIGH to data valid / $\overline{CE}$ LOW to ERR valid	–	45.0	–	55.0	ns
$t_{DOE}$	$\overline{OE}$ LOW to data valid / $\overline{OE}$ LOW to ERR valid	–	22.0	–	25.0	ns
$t_{LZOE}$	$\overline{OE}$ LOW to Low Z <sup>[23, 24]</sup>	5.0	–	5.0	–	ns
$t_{HZOE}$	$\overline{OE}$ HIGH to High Z <sup>[23, 24, 25]</sup>	–	18.0	–	18.0	ns
$t_{LZCE}$	$\overline{CE}_1$ LOW and $CE_2$ HIGH to Low Z <sup>[23, 24]</sup>	10.0	–	10.0	–	ns
$t_{HZCE}$	$\overline{CE}_1$ HIGH and $CE_2$ LOW to High Z <sup>[23, 24, 25]</sup>	–	18.0	–	18.0	ns
$t_{PU}$	$\overline{CE}_1$ LOW and $CE_2$ HIGH to power-up <sup>[26]</sup>	0.0	–	0.0	–	ns
$t_{PD}$	$\overline{CE}_1$ HIGH and $CE_2$ LOW to power-down <sup>[26]</sup>	–	45.0	–	55.0	ns
$t_{DBE}$	$\overline{BLE}$ / $\overline{BHE}$ LOW to data valid	–	45.0	–	55.0	ns
$t_{LZBE}$	$\overline{BLE}$ / $\overline{BHE}$ LOW to Low Z <sup>[23]</sup>	5.0	–	5.0	–	ns
$t_{HZBE}$	$\overline{BLE}$ / $\overline{BHE}$ HIGH to High Z <sup>[23, 25]</sup>	–	18.0	–	18.0	ns
<b>Write Cycle <sup>[27, 28]</sup></b>						
$t_{WC}$	Write cycle time	45.0	–	55.0	–	ns
$t_{SCE}$	$\overline{CE}_1$ LOW and $CE_2$ HIGH to write end	35.0	–	40.0	–	ns
$t_{AW}$	Address setup to write end	35.0	–	40.0	–	ns
$t_{HA}$	Address hold from write end	0	–	0	–	ns
$t_{SA}$	Address setup to write start	0	–	0	–	ns
$t_{PWE}$	$\overline{WE}$ pulse width	35.0	–	40.0	–	ns
$t_{BW}$	$\overline{BLE}$ / $\overline{BHE}$ LOW to write end	35.0	–	40.0	–	ns
$t_{SD}$	Data setup to write end	25.0	–	25.0	–	ns
$t_{HD}$	Data hold from write end	0.0	–	0.0	–	ns
$t_{HZWE}$	$\overline{WE}$ LOW to High Z <sup>[23, 24, 25]</sup>	–	18.0	–	20.0	ns
$t_{LZWE}$	$\overline{WE}$ HIGH to Low Z <sup>[23, 24]</sup>	10.0	–	10.0	–	ns

### Notes

22. Test conditions assume signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for  $V_{CC} \geq 3$  V) and  $V_{CC}/2$  (for  $V_{CC} < 3$  V), and input pulse levels of 0 to 3 V (for  $V_{CC} \geq 3$  V) and 0 to  $V_{CC}$  (for  $V_{CC} < 3$  V). Test conditions for the read cycle use the output loading shown in Figure 6 on page 9, unless specified otherwise.
23. At any temperature and voltage condition,  $t_{HZOE}$  is less than  $t_{LZCE}$ ,  $t_{HZBE}$  is less than  $t_{LZBE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any device.
24. Tested initially and after any design or process changes that may affect these parameters.
25.  $t_{HZOE}$ ,  $t_{HZCE}$ ,  $t_{HZBE}$ , and  $t_{HZWE}$  transitions are measured when the outputs enter a high-impedance state.
26. These parameters are guaranteed by design and are not tested.
27. The internal write time of the memory is defined by the overlap of  $\overline{WE} = V_{IL}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $\overline{BHE}$  or  $\overline{BLE}$  or both =  $V_{IL}$ , and  $CE_2 = V_{IH}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.
28. The minimum write cycle pulse width for Write Cycle No. 1 ( $\overline{WE}$  Controlled,  $\overline{OE}$  LOW) should be equal to the sum of  $t_{HZWE}$  and  $t_{SD}$ .

### Switching Waveforms

Figure 8. Read Cycle No. 1 of CY62167G (Address Transition Controlled) [29, 30]





Figure 9. Read Cycle No. 1 of CY62167GE (Address Transition Controlled) [29, 30]



**Notes**

- 29. The device is continuously selected.  $\overline{OE} = V_{IL}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$  or  $\overline{BLE}$ , or both =  $V_{IL}$ .
- 30.  $\overline{WE}$  is HIGH for read cycle.

Switching Waveforms (continued)

Figure 10. Read Cycle No. 2 ( $\overline{\text{OE}}$  Controlled) [31, 32, 33, 35]





Figure 11. Write Cycle No. 1 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW) [32, 34, 35, 33]




Notes

31.  $\overline{\text{WE}}$  is HIGH for read cycle.
32. For all dual chip enable devices,  $\overline{\text{CE}}$  is the logical combination of  $\overline{\text{CE}}_1$  and  $\text{CE}_2$ . When  $\overline{\text{CE}}_1$  is LOW and  $\text{CE}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW; when  $\overline{\text{CE}}_1$  is HIGH or  $\text{CE}_2$  is LOW,  $\overline{\text{CE}}$  is HIGH.
33. Address valid prior to or coincident with  $\overline{\text{CE}}$  LOW transition.
34. The internal write time of the memory is defined by the overlap of  $\overline{\text{WE}} = V_{\text{IL}}$ ,  $\overline{\text{CE}}_1 = V_{\text{IL}}$ ,  $\overline{\text{BHE}}$  or  $\overline{\text{BLE}}$ , or both =  $V_{\text{IL}}$ , and  $\text{CE}_2 = V_{\text{IH}}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.
35. Data I/O is in the high-impedance state if  $\overline{\text{CE}} = V_{\text{IH}}$ , or  $\overline{\text{OE}} = V_{\text{IH}}$ , or  $\overline{\text{BHE}}$ , and/or  $\overline{\text{BLE}} = V_{\text{IH}}$ .
36. During this period, the I/Os are in the output state. Do not apply input signals.
37. The minimum write cycle pulse width should be equal to the sum of  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ .

Switching Waveforms (continued)

Figure 12. Write Cycle No. 2 ( $\overline{\text{CE}}$  Controlled) [38, 39, 40]



Notes

- 38. For all dual chip enable devices,  $\overline{\text{CE}}$  is the logical combination of  $\overline{\text{CE}}_1$  and  $\text{CE}_2$ . When  $\overline{\text{CE}}_1$  is LOW and  $\text{CE}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW; when  $\overline{\text{CE}}_1$  is HIGH or  $\text{CE}_2$  is LOW,  $\overline{\text{CE}}$  is HIGH.
- 39. The internal write time of the memory is defined by the overlap of  $\overline{\text{WE}} = V_{\text{IL}}$ ,  $\overline{\text{CE}}_1 = V_{\text{IL}}$ ,  $\overline{\text{BHE}}$  or  $\overline{\text{BLE}}$  or both =  $V_{\text{IL}}$ , and  $\text{CE}_2 = V_{\text{IH}}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.
- 40. Data I/O is in the high-impedance state if  $\overline{\text{CE}} = V_{\text{IH}}$ , or  $\overline{\text{OE}} = V_{\text{IH}}$ , or  $\overline{\text{BHE}}$ , and/or  $\overline{\text{BLE}} = V_{\text{IH}}$ .
- 41. During this period, the I/Os are in output state. Do not apply input signals.

Switching Waveforms (continued)

Figure 13. Write Cycle No. 4 ( $\overline{\text{BHE}}/\overline{\text{BLE}}$  Controlled,  $\overline{\text{OE}}$  LOW) [42, 43, 44]





Figure 14. Write Cycle No. 5 ( $\overline{\text{WE}}$  Controlled) [42, 43, 44]



Notes

- 42. For all dual chip enable devices,  $\overline{\text{CE}}$  is the logical combination of  $\overline{\text{CE}}_1$  and  $\text{CE}_2$ . When  $\overline{\text{CE}}_1$  is LOW and  $\text{CE}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW; when  $\overline{\text{CE}}_1$  is HIGH or  $\text{CE}_2$  is LOW,  $\overline{\text{CE}}$  is HIGH.
- 43. The internal write time of the memory is defined by the overlap of  $\overline{\text{WE}} = V_{\text{IL}}$ ,  $\overline{\text{CE}}_1 = V_{\text{IL}}$ ,  $\overline{\text{BHE}}$  or  $\overline{\text{BLE}} = V_{\text{IL}}$ , or both  $= V_{\text{IL}}$ , and  $\text{CE}_2 = V_{\text{IH}}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.
- 44. Data I/O is in the high-impedance state if  $\overline{\text{CE}} = V_{\text{IH}}$ , or  $\overline{\text{OE}} = V_{\text{IH}}$ , or  $\overline{\text{BHE}}$ , and/or  $\overline{\text{BLE}} = V_{\text{IH}}$ .
- 45. During this period, the I/Os are in output state. Do not apply input signals.

**Truth Table – CY62167G/CY62167GE**

BYTE <sup>[46]</sup>	$\overline{CE}_1$	$CE_2$	$\overline{WE}$	$\overline{OE}$	$\overline{BHE}$	$\overline{BLE}$	Inputs/Outputs	Mode	Power	Configuration
X <sup>[47]</sup>	H	X <sup>[47]</sup>	X	X	X	X	High-Z	Deselect/Power-down	Standby (I <sub>SB</sub> )	2 M × 8 / 1 M × 16
X	X <sup>[47]</sup>	L	X	X	X	X	High-Z	Deselect/Power-down	Standby (I <sub>SB</sub> )	2 M × 8 / 1 M × 16
X	X <sup>[47]</sup>	X <sup>[47]</sup>	X	X	H	H	High-Z	Deselect/Power-down	Standby (I <sub>SB</sub> )	1 M × 16
H	L	H	H	L	L	L	Data Out (I/O <sub>0</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )	1 M × 16
H	L	H	H	L	H	L	Data Out (I/O <sub>0</sub> –I/O <sub>7</sub> ); High-Z (I/O <sub>8</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )	1 M × 16
H	L	H	H	L	L	H	High Z (I/O <sub>0</sub> –I/O <sub>7</sub> ); Data Out (I/O <sub>8</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )	1 M × 16
H	L	H	H	H	L	H	High-Z	Output disabled	Active (I <sub>CC</sub> )	1 M × 16
H	L	H	H	H	H	L	High-Z	Output disabled	Active (I <sub>CC</sub> )	1 M × 16
H	L	H	H	H	L	L	High-Z	Output disabled	Active (I <sub>CC</sub> )	1 M × 16
H	L	H	L	X	L	L	Data In (I/O <sub>0</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )	1 M × 16
H	L	H	L	X	H	L	Data In (I/O <sub>0</sub> –I/O <sub>7</sub> ); High-Z (I/O <sub>8</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )	1 M × 16
H	L	H	L	X	L	H	High-Z (I/O <sub>0</sub> –I/O <sub>7</sub> ); Data In (I/O <sub>8</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )	1 M × 16
L	L	H	H	L	X	X	Data Out (I/O <sub>0</sub> –I/O <sub>7</sub> )	Read	Active (I <sub>CC</sub> )	2 M × 8
L	L	H	H	H	X	X	High-Z	Output disabled	Active (I <sub>CC</sub> )	2 M × 8
L	L	H	L	X	X	X	Data In (I/O <sub>0</sub> –I/O <sub>7</sub> )	Write	Active (I <sub>CC</sub> )	2 M × 8

**ERR Output – CY62167GE**

Output <sup>[48]</sup>	Mode
0	Read operation, no single-bit error in the stored data.
1	Read operation, single-bit error detected and corrected.
High-Z	Device deselected / outputs disabled / Write operation

**Notes**

46. This pin is available only in the 48-pin TSOP I package. Tie the  $\overline{BYTE}$  to V<sub>CC</sub> to configure the device in the 1 M × 16 option. The 48-pin TSOP I package can also be used as a 2 M × 8 SRAM by tying the  $\overline{BYTE}$  signal to V<sub>SS</sub>.

47. The 'X' (Don't care) state for the chip enables refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.


48. ERR is an Output pin. If not used, this pin should be left floating.



### Ordering Information


Speed (ns)	Voltage Range	Ordering Code	Package Diagram	Package Type (all Pb-free)	Key Features / Differentiators	ERR Pin / Ball	Operating Range
45	2.2 V–3.6 V	CY62167GE30-45BV1XI	51-85150	48-ball VFBGA	Sing Chip Enable	Yes	Industrial
		CY62167GE30-45BVXI			Dual Chip Enable	Yes	
		CY62167G30-45BVXI				No	
		CY62167GE30-45ZXI			51-85183	48-pin TSOP I	
	CY62167G30-45ZXI		No				
	4.5 V–5.5 V	CY62167G-45BVXI	51-85150	48-ball VFBGA	Dual Chip Enable	No	
CY62167G-45ZXI		51-85183	48-pin TSOP I	Dual Chip Enable	No		
CY62167GE-45ZXI					Yes		
55	1.65 V–2.2 V	CY62167GE18-55BVXI	51-85150	48-ball VFBGA	Dual Chip Enable	Yes	
		CY62167G18-55BVXI				No	
		CY62167G18-55ZXI				51-85183	48-pin TSOP I

### Ordering Code Definitions



Package Diagrams

Figure 15. 48-ball VFBGA (6 × 8 × 1.0 mm) BV48/BZ48 Package Outline, 51-85150



NOTE:  
 PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD)  
 posted on the Cypress web.


51-85150 \*H

Package Diagrams (continued)

Figure 16. 48-pin TSOP I (12 × 18.4 × 1.0 mm) Z48A Package Outline, 51-85183

DIMENSIONS IN INCHES[MM] MIN. MAX.

JEDEC # MO-142



## Acronyms

Acronym	Description
$\overline{\text{BHE}}$	Byte High Enable
$\overline{\text{BLE}}$	Byte Low Enable
$\overline{\text{CE}}$	Chip Enable
CMOS	Complementary metal oxide semiconductor
I/O	Input/output
$\overline{\text{OE}}$	Output Enable
SRAM	Static random access memory
TSOP	Thin small outline package
VFBGA	Very fine-pitch ball grid array
$\overline{\text{WE}}$	Write Enable

## Document Conventions

### Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
μs	microsecond
mA	milliampere
mm	millimeter
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt

## Document History Page

Document Title: CY62167G/CY62167GE MoBL <sup>®</sup> , 16-Mbit (1 M words × 16 bit / 2 M words × 8 bit) Static RAM with Error-Correcting Code (ECC) Document Number: 001-81537				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*M	4791835	NILE	06/15/2015	Changed status from Preliminary to Final.
*N	5027105	NILE	11/25/2015	Updated <a href="#">DC Electrical Characteristics</a> : Changed minimum value of V <sub>OH</sub> parameter from 2.2 V to 2.4 V corresponding to V <sub>CC</sub> Operating Range "2.7 V to 3.6 V" and Test Condition "V <sub>CC</sub> = Min, I <sub>OH</sub> = -1.0 mA".

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

#### Products

Automotive	<a href="http://cypress.com/go/automotive">cypress.com/go/automotive</a>
Clocks & Buffers	<a href="http://cypress.com/go/clocks">cypress.com/go/clocks</a>
Interface	<a href="http://cypress.com/go/interface">cypress.com/go/interface</a>
Lighting & Power Control	<a href="http://cypress.com/go/powerpsoc">cypress.com/go/powerpsoc</a>
Memory	<a href="http://cypress.com/go/memory">cypress.com/go/memory</a>
PSoC	<a href="http://cypress.com/go/psoc">cypress.com/go/psoc</a>
Touch Sensing	<a href="http://cypress.com/go/touch">cypress.com/go/touch</a>
USB Controllers	<a href="http://cypress.com/go/USB">cypress.com/go/USB</a>
Wireless/RF	<a href="http://cypress.com/go/wireless">cypress.com/go/wireless</a>

#### PSoC® Solutions

[psoc.cypress.com/solutions](http://psoc.cypress.com/solutions)  
PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

#### Cypress Developer Community

[Community](#) | [Forums](#) | [Blogs](#) | [Video](#) | [Training](#)

#### Technical Support

[cypress.com/go/support](http://cypress.com/go/support)

---

© Cypress Semiconductor Corporation, 2012-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.