CY62167G/CY62167GE MoBL®

16-Mbit (1 M words × 16 bit / 2 M words × 8 bit) Static RAM with Error-Correcting Code (ECC)

Features

- Ultra-low standby current
  - Typical standby current: 5.5 μA
  - Maximum standby current: 16 μA

- High speed: 45 ns / 55 ns

- Embedded error-correcting code (ECC) for single-bit error correction

- Wide voltage range: 1.65 V to 2.2 V, 2.2 V to 3.6 V, and 4.5 V to 5.5 V

- 1.0-V data retention

- Transistor-transistor logic (TTL) compatible inputs and outputs

- Error indication (ERR) pin to indicate 1-bit error detection and correction

- 48-pin TSOP I package configurable as 1 M × 16 or 2 M × 8 SRAM

- Available in Pb-free 48-ball VFBGA and 48-pin TSOP I packages

Functional Description

CY62167G and CY62167GE are high-performance CMOS, low-power (MoBL®) SRAM devices with embedded ECC[1]. Both devices are offered in single and dual chip enable options and in multiple pin configurations. The CY62167GE device includes an ERR pin that signals a single-bit error-detection and correction event during a read cycle.

To access devices with a single chip enable input, assert the chip enable ($\overline{CE}$) input LOW. To access dual chip enable devices, assert both chip enable inputs – $\overline{CE}_1$ as LOW and CE_2 as HIGH.

To perform data writes, assert the Write Enable ($\overline{WE}$) input LOW, and provide the data and address on the device data pins (I/O$_0$ through I/O$_{15}$) and address pins (A$_0$ through A$_{19}$) respectively. The Byte High Enable ($\overline{BHE}$) and Byte Low Enable ($\overline{BLE}$) inputs control byte writes and write data on the corresponding I/O lines to the memory location specified. $\overline{BHE}$ controls I/O$_8$ through I/O$_{15}$ and $\overline{BLE}$ controls I/O$_0$ through I/O$_7$.

To perform data reads, assert the Output Enable ($\overline{OE}$) input and provide the required address on the address lines. You can access read data on the I/O lines (I/O$_0$ through I/O$_{15}$). To perform byte accesses, assert the required byte enable signal ($\overline{BHE}$ or $\overline{BLE}$) to read either the upper byte or the lower byte of data from the specified address location.

All I/Os (I/O$_0$ through I/O$_{15}$) are placed in a high-impedance state when the device is deselected ($\overline{CE}$ HIGH for a single chip enable device and $\overline{CE}_1$ HIGH / CE_2 LOW for a dual chip enable device), or the control signals are de-asserted ($\overline{OE}$, $\overline{BLE}$, $\overline{BHE}$).

These devices have a unique Byte Power-down feature where, if both the Byte Enables ($\overline{BHE}$ and $\overline{BLE}$) are disabled, the devices seamlessly switch to the standby mode irrespective of the state of the chip enables, thereby saving power.

On the CY62167GE devices, the detection and correction of a single-bit error in the accessed location is indicated by the assertion of the ERR output (ERR = High). See the Truth Table – CY62167G/CY62167GE on page 16 for a complete description of read and write modes.

The CY62167G and CY62167GE devices are available in a Pb-free 48-pin TSOP I package and 48-ball VFBGA packages. The logic block diagrams are on page 2.

The device in the 48-pin TSOP I package can also be configured to function as a 2 M words × 8 bit device. Refer to the Pin Configurations section for details.

For a complete list of related documentation, click here.

Product Portfolio

Product	Features and Options (see the Pin Configurations section)	Range	V$_{CC}$ Range (V)	Speed (ns)	Current Consumption			
					Operating I$_{CC}$, (mA)		Standby, I$_{SB2}$ (μA)	
					f = f$_{max}$			
					Typ[2]	Max	Typ[2]	Max
CY62167G(E)18	Single or dual Chip Enables Optional ERR pin	Industrial	1.65 V–2.2 V	55	29	32	7	26
CY62167G(E)30			2.2 V–3.6 V	45	29	36	5.5	16
CY62167G(E)			4.5 V–5.5 V					

Logic Block Diagram – CY62167G

Logic Block Diagram – CY62167GE

Contents

Pin Configuration – CY62167G

Figure 1. 48-ball VFBGA Pinout (Dual Chip Enable without ERR) – CY62167G [3]

Figure 2. 48-pin TSOP I Pinout (Dual Chip Enable without ERR) – CY62167G [3, 4]

Notes
3. NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin configuration.
4. Tie the BYTE pin in the 48-pin TSOP I package to V_{CC} to use the device as a 1 M × 16 SRAM. The 48-pin TSOP I package can also be used as a 2 M ×8 SRAM by tying the BYTE signal to V_{SS}. In the 2 M ×8 configuration, pin 45 is the extra address line A20, while BHE, BLE, and I/O_8 to I/O_{14} pins are not used and can be left floating.

Pin Configuration – CY62167GE

Figure 3. 48-ball VFBGA Pinout (Single Chip Enable with ERR) – CY62167GE [5, 6]

|	1	2	3	4	5	6	
A	$\overline{BLE}$	$\overline{OE}$	A_0	A_1	A_2	ERR	A
B	I/O_8	$\overline{BHE}$	A_3	A_4	$\overline{CE}$	I/O_0	B
C	I/O_9	I/O_{10}	A_5	A_6	I/O_1	I/O_2	C
D	V_{SS}	I/O_{11}	A_{17}	A_7	I/O_3	V_{CC}	D
E	V_{CC}	I/O_{12}	NC	A_{16}	I/O_4	V_{SS}	E
F	I/O_{14}	I/O_{13}	A_{14}	A_{15}	I/O_5	I/O_6	F
G	I/O_{15}	A_{19}	A_{12}	A_{13}	$\overline{WE}$	I/O_7	G
H	A_{18}	A_8	A_9	A_{10}	A_{11}	NC	H

Figure 4. 48-ball VFBGA Pinout (Dual Chip Enable with ERR) – CY62167GE [5, 6]

|	1	2	3	4	5	6	
A	$\overline{BLE}$	$\overline{OE}$	A_0	A_1	A_2	CE_2	A
B	I/O_8	$\overline{BHE}$	A_3	A_4	$\overline{CE_1}$	I/O_0	B
C	I/O_9	I/O_{10}	A_5	A_6	I/O_1	I/O_2	C
D	V_{SS}	I/O_{11}	A_{17}	A_7	I/O_3	V_{CC}	D
E	V_{CC}	I/O_{12}	ERR	A_{16}	I/O_4	V_{SS}	E
F	I/O_{14}	I/O_{13}	A_{14}	A_{15}	I/O_5	I/O_6	F
G	I/O_{15}	A_{19}	A_{12}	A_{13}	$\overline{WE}$	I/O_7	G
H	A_{18}	A_8	A_9	A_{10}	A_{11}	NC	H

Note
5. NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin configuration.
6. ERR is an Output pin. If not used, this pin should be left floating.

Pin Configuration – CY62167GE (continued)

Figure 5. 48-pin TSOP I Pinout (Dual Chip Enable with ERR) – CY62167GE [7, 8]

	Pin		Pin	
A15	1		48	A16
A14	2		47	$\overline{BYTE}$
A13	3		46	Vss
A12	4		45	I/O15/A20
A11	5		44	I/O7
A10	6		43	I/O14
A9	7		42	I/O6
A8	8		41	I/O13
A19	9		40	I/O5
NC	10		39	I/O12
$\overline{WE}$	11		38	I/O4
CE2	12		37	Vcc
$\overline{ERR}$	13		36	I/O11
$\overline{BHE}$	14		35	I/O3
$\overline{BLE}$	15		34	I/O10
A18	16		33	I/O2
A17	17		32	I/O9
A7	18		31	I/O1
A6	19		30	I/O8
A5	20		29	I/O0
A4	21		28	$\overline{OE}$
A3	22		27	Vss
A2	23		26	$\overline{CE_1}$
A1	24		25	A0

Notes
7. NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin configuration.
8. Tie the $\overline{BYTE}$ pin in the 48-pin TSOP I package to V_{CC} to use the device as a 1 M ×16 SRAM. The 48-pin TSOP I package can also be used as a 2 M × 8 SRAM by tying the $\overline{BYTE}$ signal to V_{SS}. In the 2 M × 8 configuration, pin 45 is the extra address line A20, while the $\overline{BHE}$, $\overline{BLE}$, and I/O8 to I/O14 pins are not used and can be left floating.

Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature .... –65 °C to + 150 °C

Ambient temperature
with power applied .... –55 °C to + 125 °C

Supply voltage
to ground potential .... –0.5 V to V_{CC} + 0.5 V

DC voltage applied to outputs
in High Z state[9] .... –0.5 V to V_{CC} + 0.5 V

DC input voltage[9] .... –0.5 V to V_{CC} + 0.5 V

Output current into outputs (LOW) .... 20 mA

Static discharge voltage
(MIL-STD-883, Method 3015) .... >2001 V

Latch-up current .... >140 mA

Operating Range

Grade	Ambient Temperature	V_{CC}[10]
Industrial	–40 °C to +85 °C	1.65 V to 2.2 V, 2.2 V to 3.6 V, 4.5 V to 5.5 V

DC Electrical Characteristics

Over the operating range of –40 °C to 85 °C

Parameter	Description		Test Conditions		45/55 ns			Unit
					Min	Typ [11]	Max	
V_{OH}	Output HIGH voltage	1.65 V to 2.2 V	V_{CC} = Min, I_{OH} = –0.1 mA		1.4	–	–	V
		2.2 V to 2.7 V	V_{CC} = Min, I_{OH} = –0.1 mA		2.0	–	–	
		2.7 V to 3.6 V	V_{CC} = Min, I_{OH} = –1.0 mA		2.4	–	–	
		4.5 V to 5.5 V	V_{CC} = Min, I_{OH} = –1.0 mA		2.4	–	–	
		4.5 V to 5.5 V	V_{CC} = Min, I_{OH} = –0.1 mA		V_{CC} – 0.4[12]	–	–	
V_{OL}	Output LOW voltage	1.65 V to 2.2 V	V_{CC} = Min, I_{OL} = 0.1 mA		–	–	0.2	
		2.2 V to 2.7 V	V_{CC} = Min, I_{OL} = 0.1 mA		–	–	0.4	
		2.7 V to 3.6 V	V_{CC} = Min, I_{OL} = 2.1 mA		–	–	0.4	
		4.5 V to 5.5 V	V_{CC} = Min, I_{OL} = 2.1 mA		–	–	0.4	
V_{IH}	Input HIGH voltage[9]	1.65 V to 2.2 V	–		1.4	–	V_{CC} + 0.2	
		2.2 V to 2.7 V	–		2.0	–	V_{CC} + 0.3	
		2.7 V to 3.6 V	–		2.0	–	V_{CC} + 0.3	
		4.5 V to 5.5 V	–		2.2	–	V_{CC} + 0.5	
V_{IL}	Input LOW voltage[9]	1.65 V to 2.2 V	–		–0.2	–	0.4	
		2.2 V to 2.7 V	–		–0.3	–	0.6	
		2.7 V to 3.6 V	–		–0.3	–	0.8	
		4.5 V to 5.5 V	–		–0.5	–	0.8	
I_{IX}	Input leakage current	GND ≤ V_{IN} ≤ V_{CC}			–1.0	–	+1.0	µA
I_{OZ}	Output leakage current	GND ≤ V_{OUT} ≤ V_{CC}, Output disabled			–1.0	–	+1.0	
I_{CC}	V_{CC} operating supply current	V_{CC} = Max, I_{OUT} = 0 mA, CMOS levels	f = 22.22 MHz (45 ns)	–	29.0	36.0		mA
				f = 18.18 MHz (55 ns)	–	29.0	32.0	
				f = 1 MHz	–	7.0	9.0	

Notes
9. $V_{IL(min)}$ = –2.0 V and $V_{IH(max)}$ = V_{CC} + 2 V for pulse durations of less than 2 ns.
10. Full device AC operation assumes a 100-µs ramp time from 0 to V_{CC} (min) and 200-µs wait time after V_{CC} stabilizes to its operational value.
11. Indicates the value for the center of distribution at 3.0 V, 25 °C and not 100% tested.
12. This parameter is guaranteed by design and is not tested.

DC Electrical Characteristics (continued)

Over the operating range of –40 °C to 85 °C

Parameter	Description	Test Conditions		45/55 ns			Unit
				Min	Typ [11]	Max	
I_{SB1}[13]	Automatic Power-down Current – CMOS Inputs; V_{CC} = 2.2 V to 3.6 V and 4.5 V to 5.5 V	$\overline{CE}_1 \geq V_{CC} - 0.2$ V or $CE_2 \leq 0.2$ V or ($\overline{BHE}$ and $\overline{BLE}$) $\geq V_{CC} - 0.2$ V, $V_{IN} \geq V_{CC} - 0.2$ V, $V_{IN} \leq 0.2$ V, f = f_{max} (address and data only), f = 0 ($\overline{OE}$, and $\overline{WE}$), $V_{CC} = V_{CC(max)}$		–	5.5	16.0	μA
	Automatic Power-down Current – CMOS Inputs V_{CC} = 1.65 V to 2.2 V			–	7.0	26.0	
I_{SB2}[13]	Automatic Power-down Current – CMOS Inputs V_{CC} = 2.2 V to 3.6 V and 4.5 V to 5.5 V	$\overline{CE}_1 \geq V_{CC} - 0.2$V or $CE_2 \leq 0.2$ V or ($\overline{BHE}$ and $\overline{BLE}$) $\geq V_{CC} - 0.2$ V, $V_{IN} \geq V_{CC} - 0.2$ V or $V_{IN} \leq 0.2$ V, f = 0, $V_{CC} = V_{CC(max)}$	25 °C	–	5.5	6.5[14]	
			40 °C	–	6.3	8.0[14]	
			70 °C	–	8.4	12.0[14]	
			85 °C	–	12.0	16.0	
	Automatic Power-down Current – CMOS Inputs V_{CC} = 1.65 V to 2.2 V	$\overline{CE}_1 \geq V_{CC} - 0.2$ V or $CE_2 \leq 0.2$ V or ($\overline{BHE}$ and $\overline{BLE}$) $\geq V_{CC} - 0.2$ V, $V_{IN} \geq V_{CC} - 0.2$ V or $V_{IN} \leq 0.2$ V, f = 0, $V_{CC} = V_{CC(max)}$		–	7.0	26.0	

Notes
13. Chip enables ($\overline{CE}_1$ and CE_2) and $\overline{BYTE}$ must be tied to CMOS levels to meet the I_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.
14. The I_{SB2} maximum limits at 25 °C, 40 °C, and 70 °C are guaranteed by design and not 100% tested.

Capacitance

Parameter [15]	Description	Test Conditions	Max	Unit
C_{IN}	Input capacitance	T_A = 25 °C, f = 1 MHz, V_{CC} = $V_{CC(typ)}$	10.0	pF
C_{OUT}	Output capacitance		10.0	pF

Thermal Resistance

Parameter [15]	Description	Test Conditions	48-ball VFBGA	48-pin TSOP I	Unit
Θ_{JA}	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	31.50	57.99	°C/W
Θ_{JC}	Thermal resistance (junction to case)		15.75	13.42	°C/W

AC Test Loads and Waveforms

Figure 6. AC Test Loads and Waveforms

Parameters	1.8 V	2.5 V	3.0 V	5.0 V	Unit
R1	13500	16667	1103	1800	Ω
R2	10800	15385	1554	990	Ω
R_{TH}	6000	8000	645	639	Ω
V_{TH}	0.80	1.20	1.75	1.77	V
V_{HIGH}	1.8	2.5	3.0	5.0	V

Note
15. Tested initially and after any design or process changes that may affect these parameters.

Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Typ [16]	Max	Unit
V_{DR}	V_{CC} for data retention	–	1.0	–	–	V
I_{CCDR}[17, 18]	Data retention current	1.2 V $\leq V_{CC} \leq$ 2.2 V, $\overline{CE}_1 \geq V_{CC} - 0.2$ V or $CE_2 \leq 0.2$ V or ($\overline{BHE}$ and $\overline{BLE}$) $\geq V_{CC} - 0.2$ V, $V_{IN} \geq V_{CC} - 0.2$ V or $V_{IN} \leq 0.2$ V	–	7.0	26.0	µA
		2.2 V $< V_{CC} \leq$ 3.6 V or 4.5 V $\leq V_{CC} \leq$ 5.5 V, $\overline{CE}_1 \geq V_{CC} - 0.2$ V or $CE_2 \leq 0.2$ V or ($\overline{BHE}$ and $\overline{BLE}$) $\geq V_{CC} - 0.2$ V, $V_{IN} \geq V_{CC} - 0.2$ V or $V_{IN} \leq 0.2$ V	–	5.5	16.0	µA
t_{CDR}[19]	Chip deselect to data retention time	–	0.0	–	–	–
t_R[19, 20]	Operation recovery time	–	45/55	–	–	ns

Data Retention Waveform

Figure 7. Data Retention Waveform [21]

Notes
16. Indicates the value for the center of distribution at 3.0 V, 25 °C and not 100% tested.
17. Chip enables ($\overline{CE}_1$ and CE_2) and $\overline{BYTE}$ must be tied to CMOS levels to meet the I_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.
18. I_{CCDR} is guaranteed only after the device is first powered up to $V_{CC(min)}$ and then brought down to V_{DR}.
19. These parameters are guaranteed by design and are not tested.
20. Full-device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min)} \geq 100$ µs or stable at $V_{CC(min)} \geq 100$ µs.
21. $\overline{BHE}.\overline{BLE}$ is the AND of both $\overline{BHE}$ and $\overline{BLE}$. Deselect the chip by either disabling the chip enable signals or by disabling both $\overline{BHE}$ and $\overline{BLE}$.

Switching Characteristics

Parameter [22]	Description	45 ns		55 ns		Unit
		Min	Max	Min	Max	
Read Cycle						
t_{RC}	Read cycle time	45.0	–	55.0	–	ns
t_{AA}	Address to data valid / Address to ERR valid	–	45.0	–	55.0	ns
t_{OHA}	Data hold from address change / ERR hold from address change	10.0	–	10.0	–	ns
t_{ACE}	$\overline{CE_1}$ LOW and CE_2 HIGH to data valid / $\overline{CE}$ LOW to ERR valid	–	45.0	–	55.0	ns
t_{DOE}	$\overline{OE}$ LOW to data valid / $\overline{OE}$ LOW to ERR valid	–	22.0	–	25.0	ns
t_{LZOE}	$\overline{OE}$ LOW to Low Z[23, 24]	5.0	–	5.0	–	ns
t_{HZOE}	$\overline{OE}$ HIGH to High Z[23, 24, 25]	–	18.0	–	18.0	ns
t_{LZCE}	$\overline{CE_1}$ LOW and CE_2 HIGH to Low Z[23, 24]	10.0	–	10.0	–	ns
t_{HZCE}	$\overline{CE_1}$ HIGH and CE_2 LOW to High Z[23, 24, 25]	–	18.0	–	18.0	ns
t_{PU}	$\overline{CE_1}$ LOW and CE_2 HIGH to power-up[26]	0.0	–	0.0	–	ns
t_{PD}	$\overline{CE_1}$ HIGH and CE_2 LOW to power-down[26]	–	45.0	–	55.0	ns
t_{DBE}	$\overline{BLE}$ / $\overline{BHE}$ LOW to data valid	–	45.0	–	55.0	ns
t_{LZBE}	$\overline{BLE}$ / $\overline{BHE}$ LOW to Low Z[23]	5.0	–	5.0	–	ns
t_{HZBE}	$\overline{BLE}$ / $\overline{BHE}$ HIGH to High Z[23, 25]	–	18.0	–	18.0	ns
Write Cycle [27, 28]						
t_{WC}	Write cycle time	45.0	–	55.0	–	ns
t_{SCE}	$\overline{CE_1}$ LOW and CE_2 HIGH to write end	35.0	–	40.0	–	ns
t_{AW}	Address setup to write end	35.0	–	40.0	–	ns
t_{HA}	Address hold from write end	0	–	0	–	ns
t_{SA}	Address setup to write start	0	–	0	–	ns
t_{PWE}	$\overline{WE}$ pulse width	35.0	–	40.0	–	ns
t_{BW}	$\overline{BLE}$ / $\overline{BHE}$ LOW to write end	35.0	–	40.0	–	ns
t_{SD}	Data setup to write end	25.0	–	25.0	–	ns
t_{HD}	Data hold from write end	0.0	–	0.0	–	ns
t_{HZWE}	$\overline{WE}$ LOW to High Z[23, 24, 25]	–	18.0	–	20.0	ns
t_{LZWE}	$\overline{WE}$ HIGH to Low Z[23, 24]	10.0	–	10.0	–	ns

Notes
22. Test conditions assume signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for $V_{CC} \geq 3$ V) and $V_{CC}/2$ (for $V_{CC} < 3$ V), and input pulse levels of 0 to 3 V (for $V_{CC} \geq 3$ V) and 0 to V_{CC} (for $V_{CC} < 3$V). Test conditions for the read cycle use the output loading shown in Figure 6 on page 9, unless specified otherwise.
23. At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZBE}, t_{HZOE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZWE} for any device.
24. Tested initially and after any design or process changes that may affect these parameters.
25. t_{HZOE}, t_{HZCE}, t_{HZBE}, and t_{HZWE} transitions are measured when the outputs enter a high-impedance state.
26. These parameters are guaranteed by design and are not tested.
27. The internal write time of the memory is defined by the overlap of $\overline{WE} = V_{IL}$, $\overline{CE_1} = V_{IL}$, $\overline{BHE}$ or $\overline{BLE}$ or both $= V_{IL}$, and $CE_2 = V_{IH}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.
28. The minimum write cycle pulse width for Write Cycle No. 1 ($\overline{WE}$ Controlled, $\overline{OE}$ LOW) should be equal to the sum of t_{HZWE} and t_{SD}.

Switching Waveforms

Figure 8. Read Cycle No. 1 of CY62167G (Address Transition Controlled) [29, 30]


Figure 9. Read Cycle No. 1 of CY62167GE (Address Transition Controlled) [29, 30]

Notes
29. The device is continuously selected. $\overline{OE} = V_{IL}$, $\overline{CE} = V_{IL}$, $\overline{BHE}$ or $\overline{BLE}$, or both = V_{IL}.
30. $\overline{WE}$ is HIGH for read cycle.

Switching Waveforms (continued)

Figure 10. Read Cycle No. 2 ($\overline{OE}$ Controlled) [31, 32, 33, 35]

Figure 11. Write Cycle No. 1 ($\overline{WE}$ Controlled, $\overline{OE}$ LOW) [32, 34, 35, 33]

Notes
31. $\overline{WE}$ is HIGH for read cycle.
32. For all dual chip enable devices, $\overline{CE}$ is the logical combination of $\overline{CE}_1$ and CE_2. When $\overline{CE}_1$ is LOW and CE_2 is HIGH, $\overline{CE}$ is LOW; when $\overline{CE}_1$ is HIGH or CE_2 is LOW, $\overline{CE}$ is HIGH.
33. Address valid prior to or coincident with $\overline{CE}$ LOW transition.
34. The internal write time of the memory is defined by the overlap of $\overline{WE} = V_{IL}$, $\overline{CE}_1 = V_{IL}$, $\overline{BHE}$ or $\overline{BLE}$, or both = V_{IL}, and $CE_2 = V_{IH}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.
35. Data I/O is in the high-impedance state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$, or $\overline{BHE}$, and/or $\overline{BLE} = V_{IH}$.
36. During this period, the I/Os are in the output state. Do not apply input signals.
37. The minimum write cycle pulse width should be equal to the sum of t_{HZWE} and t_{SD}.

Switching Waveforms (continued)

Figure 12. Write Cycle No. 2 ($\overline{CE}$ Controlled) [38, 39, 40]

Notes
38. For all dual chip enable devices, $\overline{CE}$ is the logical combination of $\overline{CE}_1$ and CE_2. When $\overline{CE}_1$ is LOW and CE_2 is HIGH, $\overline{CE}$ is LOW; when $\overline{CE}_1$ is HIGH or CE_2 is LOW, $\overline{CE}$ is HIGH.
39. The internal write time of the memory is defined by the overlap of $\overline{WE} = V_{IL}$, $\overline{CE}_1 = V_{IL}$, $\overline{BHE}$ or $\overline{BLE}$ or both $= V_{IL}$, and $CE_2 = V_{IH}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.
40. Data I/O is in the high-impedance state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$, or $\overline{BHE}$, and/or $\overline{BLE} = V_{IH}$.
41. During this period, the I/Os are in output state. Do not apply input signals.

Switching Waveforms (continued)

Figure 13. Write Cycle No. 4 ($\overline{BHE}/\overline{BLE}$ Controlled, $\overline{OE}$ LOW) [42, 43, 44]

Figure 14. Write Cycle No. 5 ($\overline{WE}$ Controlled) [42, 43, 44]

Notes

42. For all dual chip enable devices, $\overline{CE}$ is the logical combination of $\overline{CE_1}$ and CE_2. When $\overline{CE_1}$ is LOW and CE_2 is HIGH, $\overline{CE}$ is LOW; when $\overline{CE_1}$ is HIGH or CE_2 is LOW, $\overline{CE}$ is HIGH.
43. The internal write time of the memory is defined by the overlap of $\overline{WE} = V_{IL}$, $\overline{CE_1} = V_{IL}$, $\overline{BHE}$ or $\overline{BLE}$ or both = V_{IL}, and $CE_2 = V_{IH}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.
44. Data I/O is in the high-impedance state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$, or $\overline{BHE}$, and/or $\overline{BLE} = V_{IH}$.
45. During this period, the I/Os are in output state. Do not apply input signals.

Truth Table – CY62167G/CY62167GE

BYTE [46]	$\overline{CE_1}$	CE_2	$\overline{WE}$	$\overline{OE}$	$\overline{BHE}$	$\overline{BLE}$	Inputs/Outputs	Mode	Power	Configuration
X[47]	H	X[47]	X	X	X	X	High-Z	Deselect/Power-down	Standby (I_{SB})	2 M × 8 / 1 M × 16
X	X[47]	L	X	X	X	X	High-Z	Deselect/Power-down	Standby (I_{SB})	2 M × 8 / 1 M × 16
X	X[47]	X[47]	X	X	H	H	High-Z	Deselect/Power-down	Standby (I_{SB})	1 M × 16
H	L	H	H	L	L	L	Data Out (I/O_0–I/O_{15})	Read	Active (I_{CC})	1 M × 16
H	L	H	H	L	H	L	Data Out (I/O_0–I/O_7); High-Z (I/O_8–I/O_{15})	Read	Active (I_{CC})	1 M × 16
H	L	H	H	L	L	H	High Z (I/O_0–I/O_7); Data Out (I/O_8–I/O_{15})	Read	Active (I_{CC})	1 M × 16
H	L	H	H	H	L	H	High-Z	Output disabled	Active (I_{CC})	1 M × 16
H	L	H	H	H	H	L	High-Z	Output disabled	Active (I_{CC})	1 M × 16
H	L	H	H	H	L	L	High-Z	Output disabled	Active (I_{CC})	1 M × 16
H	L	H	L	X	L	L	Data In (I/O_0–I/O_{15})	Write	Active (I_{CC})	1 M × 16
H	L	H	L	X	H	L	Data In (I/O_0–I/O_7); High-Z (I/O_8–I/O_{15})	Write	Active (I_{CC})	1 M × 16
H	L	H	L	X	L	H	High-Z (I/O_0–I/O_7); Data In (I/O_8–I/O_{15})	Write	Active (I_{CC})	1 M × 16
L	L	H	H	L	X	X	Data Out (I/O_0–I/O_7)	Read	Active (I_{CC})	2 M × 8
L	L	H	H	H	X	X	High-Z	Output disabled	Active (I_{CC})	2 M × 8
L	L	H	L	X	X	X	Data In (I/O_0–I/O_7)	Write	Active (I_{CC})	2 M × 8

ERR Output – CY62167GE

Output[48]	Mode
0	Read operation, no single-bit error in the stored data.
1	Read operation, single-bit error detected and corrected.
High-Z	Device deselected / outputs disabled / Write operation

Notes
46. This pin is available only in the 48-pin TSOP I package. Tie the $\overline{BYTE}$ to V_{CC} to configure the device in the 1 M ×16 option. The 48-pin TSOP I package can also be used as a 2 M × 8 SRAM by tying the $\overline{BYTE}$ signal to V_{SS}.
47. The 'X' (Don't care) state for the chip enables refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.
48. ERR is an Output pin. If not used, this pin should be left floating.

Ordering Information

Speed (ns)	Voltage Range	Ordering Code	Package Diagram	Package Type (all Pb-free)	Key Features / Differentiators	ERR Pin / Ball	Operating Range
45	2.2 V–3.6 V	CY62167GE30-45BV1XI	51-85150	48-ball VFBGA	Sing Chip Enable	Yes	Industrial
		CY62167GE30-45BVXI			Dual Chip Enable	Yes	
		CY62167G30-45BVXI				No	
		CY62167GE30-45ZXI	51-85183	48-pin TSOP I	Dual Chip Enable	Yes	
		CY62167G30-45ZXI				No	
	4.5 V–5.5 V	CY62167G-45BVXI	51-85150	48-ball VFBGA	Dual Chip Enable	No	
		CY62167G-45ZXI	51-85183	48-pin TSOP I	Dual Chip Enable	No	
		CY62167GE-45ZXI				Yes	
55	1.65 V–2.2 V	CY62167GE18-55BVXI	51-85150	48-ball VFBGA	Dual Chip Enable	Yes	
		CY62167G18-55BVXI				No	
		CY62167G18-55ZXI	51-85183	48-pin TSOP I		No	

Ordering Code Definitions

CY 621 6 7 G E XX - XX XX X X X

Temperature Grade: X = I
                     I = Industrial

Pb-free

X = blank or 1
blank = Dual Chip Enable; 1 = Single Chip Enable

Package Type: XX = BV or Z
                 BV = 48-ball VFBGA
                 Z = 48-pin TSOP I

Speed Grade: XX: 45 = 45 ns and 55 = 55ns

Voltage range: 30 = 3-V typ; 18 = 1.8-V typ; no character = 5-V typ

ERR output: Single-bit error correction indicator

Process Technology: G = 65 nm

Bus width: 7 = × 16

Density: 6 = 16-Mbit

Family Code: MoBL® SRAM family

Company ID: CY = Cypress

Package Diagrams

Figure 15. 48-ball VFBGA (6 × 8 × 1.0 mm) BV48/BZ48 Package Outline, 51-85150

NOTE:
PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85150 *H

Package Diagrams (continued)

Figure 16. 48-pin TSOP I (12 × 18.4 × 1.0 mm) Z48A Package Outline, 51-85183

DIMENSIONS IN INCHES[MM] $\frac{MIN.}{MAX.}$

JEDEC # MO-142

51-85183 *D

Acronyms

Acronym	Description
$\overline{\text{BHE}}$	Byte High Enable
$\overline{\text{BLE}}$	Byte Low Enable
$\overline{\text{CE}}$	Chip Enable
CMOS	Complementary metal oxide semiconductor
I/O	Input/output
$\overline{\text{OE}}$	Output Enable
SRAM	Static random access memory
TSOP	Thin small outline package
VFBGA	Very fine-pitch ball grid array
$\overline{\text{WE}}$	Write Enable

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
μs	microsecond
mA	milliampere
mm	millimeter
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt

Document History Page

Document Title: CY62167G/CY62167GE MoBL®, 16-Mbit (1 M words × 16 bit / 2 M words × 8 bit) Static RAM with Error-Correcting Code (ECC) Document Number: 001-81537				
Rev.	**ECN No.**	**Orig. of Change**	**Submission Date**	**Description of Change**
*M	4791835	NILE	06/15/2015	Changed status from Preliminary to Final.
*N	5027105	NILE	11/25/2015	Updated DC Electrical Characteristics: Changed minimum value of V_{OH} parameter from 2.2 V to 2.4 V corresponding to V_{CC} Operating Range "2.7 V to 3.6 V" and Test Condition "V_{CC} = Min, I_{OH} = −1.0 mA".

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products		**PSoC® Solutions**
Automotive	cypress.com/go/automotive	psoc.cypress.com/solutions
Clocks & Buffers	cypress.com/go/clocks	PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP
Interface	cypress.com/go/interface	**Cypress Developer Community**
Lighting & Power Control	cypress.com/go/powerpsoc	Community | Forums | Blogs | Video | Training
Memory	cypress.com/go/memory	
PSoC	cypress.com/go/psoc	**Technical Support**
Touch Sensing	cypress.com/go/touch	cypress.com/go/support
USB Controllers	cypress.com/go/USB	
Wireless/RF	cypress.com/go/wireless	

All products and company names mentioned in this document may be the trademarks of their respective holders.