

4-Mbit (256K words × 16 bit) Static RAM with **Error-Correcting Code (ECC)**

Features

■ High speed: 45 ns/55 ns

■ Ultra-low standby power

Typical standby current: 3.5 μA

Maximum standby current: 8.7 μA

■ Embedded ECC for single-bit error correction^[1]

■ Wide voltage range: 1.65 V to 2.2 V, 2.2 V to 3.6 V, 4.5 V to 5.5 V

■ 1.0-V data retention

■ TTL-compatible inputs and outputs

■ Error indication (ERR) pin to indicate 1-bit error detection and correction

■ Pb-free 48-ball VFBGA and 44-pin TSOP II packages

Functional Description

CY62147G and CY62147GE are high-performance CMOS low-power (MoBL) SRAM devices with embedded ECC. Both devices are offered in single and dual chip enable options and in multiple pin configurations. The CY62147GE device includes an ERR pin that signals an error-detection and correction event during a read cycle.

Devices with a single chip enable input are accessed by asserting the chip enable (CE) input LOW. Dual chip enable devices are accessed by asserting both chip enable inputs - CE₁ as low and CE2 as HIGH.

Data writes are performed by asserting the Write Enable (WE) input LOW, while providing the data on I/O₀ through I/O₁₅ and address on A₀ through A₁₇ pins. The Byte High Enable (BHE) and Byte Low Enable (BLE) inputs control write operations to the upper and lower bytes of the specified memory location. BHE controls I/O₈ through I/O₁₅ and BLE controls I/O₀ through I/O₇.

Data reads are performed by asserting the Output Enable (OE) input and providing the required address on the address lines. Read data is accessible on the I/O lines (I/O₀ through I/O₁₅). Byte accesses can be performed by asserting the required byte enable signal (BHE or BLE) to read either the upper byte or the lower byte of data from the specified address location.

All I/Os (I/O₀ through I/O₁₅) are placed in a HI-Z state when the device is deselected (CE HIGH for a single chip enable device and CE1 HIGH/CE2 LOW for a dual chip enable device), or control signals are deasserted (OE, BLE, BHE).

The device also has a unique Byte Power down feature, where, if both the Byte Enables (BHE and BLE) are disabled, the devices seamlessly switch to standby mode irrespective of the state of the chip enables, thereby saving power.

On the CY62147GE devices, the detection and correction of a single-bit error in the accessed location is indicated by the assertion of the ERR output (ERR = HIGH)[1]. See the Truth Table - CY62147G/CY62147GE on page 16 for a complete description of read and write modes.

The logic block diagrams are on page 2.

Product Portfolio

	Features and		V _{CC} Range (V)	Speed (ns)	Power Dissipation				
[2]	Options	_			Operating I_{CC} , (mA) $f = f_{max}$		Standby, I _{SB2} (µA)		
Product ^[2]	(see the Pin Configurations section)	Range					Standby, ISB2 (µA)		
					Typ ^[3]	Max	Typ ^[3]	Max	
CY62147G(E)18	Single or dual	Industrial	1.65 V-2.2 V	55	15	20	3.5	10	
CY62147G(E)30 CY621472G30	Chip Enables		2.2 V-3.6 V	45	15	20	3.5	8.7	
CY62147G(E)	Optional ERR pin		4.5 V–5.5 V	1					

Notes

This device does not support automatic write-back on error detection.

The ERR pin is available only for devices which have ERR option "E" in the ordering code. Refer Ordering Information on page 17.


Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = 1.8 \text{ V}$ (for a V_{CC} range of 1.65 V–2.2 V), $V_{CC} = 3 \text{ V}$ (for V_{CC} range of 2.2 V–3.6 V), and $V_{CC} = 5 \text{ V}$ (for V_{CC} range of 4.5 V–5.5 V), $V_{A} = 25 \text{ °C}$.

Cypress Semiconductor Corporation Document Number: 001-92847 Rev. *H


Revised November 18, 2015



Logic Block Diagram - CY62147G



Logic Block Diagram – CY62147GE



CY62147G/CY621472G CY62147GE MoBL[®]



Contents

Pin Configuration - CY62147G	4
Pin Configuration - CY62147GE	5
Pin Configuration – CY621472G	6
Maximum Ratings	
Operating Range	
DC Electrical Characteristics	
Capacitance	
Thermal Resistance	9
AC Test Loads and Waveforms	9
Data Retention Characteristics	10
Data Retention Waveform	10
AC Switching Characteristics	
Switching Waveforms	
Truth Table - CY62147G/CY62147GF	

ERR Output - CY62147GE	16
Ordering Information	17
Ordering Code Definitions	
Package Diagrams	
Acronyms	19
Document Conventions	
Units of Measure	19
Document History Page	20
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	21
Products	21
PSoC® Solutions	21
Cypress Developer Community	21
Technical Support	



Pin Configuration - CY62147G

Figure 1. 48-ball VFBGA pinout (Dual Chip Enable without Figure 2. 48-ball VFBGA pinout (Single Chip Enable without ERR), CY62147G [4] ERR), CY62147G [4]





Figure 3. 44-pin TSOP II Pinout (Single Chip Enable without ERR), CY62147G [4]



Notes

4. NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin configuration.



Pin Configuration – CY62147GE

Figure 4. 48-ball VFBGA pinout (Dual Chip Enable with ERR), CY62147GE $^{[5,\ 6]}$




Figure 5. 48-ball VFBGA pinout (Single Chip Enable with ERR), CY62147GE $^{[5,\ 6]}$





Figure 6. 44-pin TSOP II pinout (Single Chip Enable with ERR), CY62147GE [5, 6]




Notes

- 5. NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin configuration.
- 6. ERR is an output pin.



Pin Configuration - CY621472G

Figure 7. 44-pin TSOP II pinout (Dual Chip Enable without ERR), CY621472G





Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature-65 °C to + 150 °C Ambient temperature with power applied –55 °C to + 125 °C Supply voltage

DC voltage applied to outputs in HI-Z state ^[7].....–0.5 V to V_{CC} + 0.5 V

DC input voltage [7]	-0.5 V to V _{CC} + 0.5 V
Output current into outputs (in low state)20 mA
Static discharge voltage (MIL-STD-883, Method 3015)	>2001 V
Latch-up current	>140 mA

Operating Range

Grade	Ambient Temperature	V _{CC}
Industrial	–40 °C to +85 °C	1.65 V to 2.2 V, 2.2 V to 3.6 V, 4.5 V to 5.5 V

DC Electrical Characteristics

Over the operating range of -40 °C to 85 °C

_	Donas della co		T (0 !!!					
Parameter	Des	scription	lest Condition	Test Conditions		Тур	Max	Unit
V _{OH}	Output HIGH	1.65 V to 2.2 V	V_{CC} = Min, I_{OH} = -0.1 mA		1.4	_	-	V
	voltage	2.2 V to 2.7 V	V_{CC} = Min, I_{OH} = -0.1 mA		2	_	_	
		2.7 V to 3.6 V	V_{CC} = Min, I_{OH} = -1.0 mA		2.2	_	_	
		4.5 V to 5.5 V	V_{CC} = Min, I_{OH} = -1.0 mA		2.4	_	_	
		4.5 V to 5.5 V	V_{CC} = Min, I_{OH} = -0.1 mA		$V_{CC} - 0.5^{[8]}$	_	_	
V _{OL}	Output LOW	1.65 V to 2.2 V	V _{CC} = Min, I _{OL} = 0.1 mA		_	_	0.2	V
	voltage	2.2 V to 2.7 V	V _{CC} = Min, I _{OL} = 0.1 mA		_	_	0.4	
		2.7 V to 3.6 V	V _{CC} = Min, I _{OL} = 2.1 mA		_	_	0.4	
		4.5 V to 5.5 V	V _{CC} = Min, I _{OL} = 2.1 mA		_	_	0.4	
V _{IH} Input HIGH		1.65 V to 2.2 V	_		1.4	_	V _{CC} + 0.2 ^[7]	V
	voltage	2.2 V to 2.7 V	_		2	_	V _{CC} + 0.3 ^[7]	
		2.7 V to 3.6 V	_		2	_	V _{CC} + 0.3 ^[7]	
		4.5 V to 5.5 V	_		2.2	_	$V_{\rm CC} + 0.5^{[7]}$	1
V _{IL}	Input LOW	1.65 V to 2.2 V	_		-0.2 ^[7]	_	0.4	V
	voltage	2.2 V to 2.7 V	_		-0.3 ^[7]	_	0.6	
		2.7 V to 3.6 V	_		-0.3 ^[7]	_	0.8	1
		4.5 V to 5.5 V	_		-0.5 ^[7]	_	0.8	
I _{IX}	Input leakage cu	ırrent	GND ≤ V _{IN} ≤ V _{CC}		– 1	_	+1	μА
I _{OZ}	Output leakage	current	$\begin{array}{l} \text{GND} \leq \text{V}_{\text{OUT}} \leq \text{V}_{\text{CC}}, \\ \text{Output disabled} \end{array}$		-1	-	+1	μА
I _{CC}	V _{CC} operating s	upply current	Max V _{CC} , I _{OUT} = 0 mA, CMOS levels	f = 22.22 MHz (45 ns)	-	15	20	mA
				f = 18.18 MHz (55 ns)	-	15	20	mA
				f = 1 MHz	_	3.5	6	mA

^{7.} $V_{IL,(min)} = -2.0 \text{ V}$ and $V_{IH,(max)} = V_{CC} + 2 \text{ V}$ for pulse durations of less than 2 ns. 8. This parameter is guaranteed by design and not tested.



DC Electrical Characteristics (continued)

Over the operating range of –40 $^{\circ}\text{C}$ to 85 $^{\circ}\text{C}$

Parameter	Description	Toot Condition	_		Unit		
Parameter	Description	Test Conditions	Min	Тур	Max	Unit	
I _{SB1} ^[9]	Automatic power down current – CMOS inputs; V _{CC} = 2.2 V to 3.6 V and 4.5 V to 5.5 V	$\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V or } CE_2 \le 0.$		_	3.5	8.7	μА
	Automatic power down current – CMOS inputs V _{CC} = 1.65 V to 2.2 V	$(\overline{BHE}$ and $\overline{BLE}) \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \le 0.2 \text{ V},$ $f = f_{max}$ (address and data only		_	_	10	
		$f = 0$ (\overline{OE} , and \overline{WE}), Max V_{CC}					
I _{SB2} ^[9]	Automatic power down	$\overline{CE}_1 \ge V_{CC} - 0.2V$ or $CE_2 \le 0.2 \text{ V}$ or $(\overline{BHE} \text{ and } \overline{BLE}) \ge V_{CC} - 0.2 \text{ V},$	25 °C ^[10]	-	3.5	3.7	μΑ
	current – CMOS inputs V _{CC} = 2.2 V to 3.6 V and 4.5 V to		40 °C ^[10]	-	-	4.8	
	5.5 V		70 °C ^[10]	-	-	7	
		$V_{IN} \ge V_{CC} - 0.2 \text{ V or}$ $V_{IN} \le 0.2 \text{ V,}$ $f = 0$, Max V_{CC}	85 °C	-	-	8.7	
	Automatic power down	<u> </u>	25 °C ^[10]	-	3.5	4.3	
	current – CMOS inputs V _{CC} = 1.65 V to 2.2 V	$\overline{CE}_1 \ge V_{CC} - 0.2V$ or	40 °C ^[10]	-	-	5	
		$CE_2 \le 0.2 \text{ V or}$	70 °C ^[10]	-	_	7.5	
		$(\overline{BHE} \text{ and } \overline{BLE}) \ge V_{CC} - 0.2 \text{ V},$	85 °C	-	-	10	
		$V_{IN} \ge V_{CC} - 0.2 \text{ V or}$ $V_{IN} \le 0.2 \text{ V,}$ $f = 0$, Max V_{CC}					

Notes
9. Chip enables ($\overline{\text{CE}}_1$ and CE_2) must be tied to CMOS levels to meet the I_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.
10. The I_{SB2} limits at 25 °C, 40 °C, 70 °C, and typical limit at 85 °C are guaranteed by design and not 100% tested.



Capacitance


Parameter [11]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C _{OUT}	Output capacitance		10	pF

Thermal Resistance

Parameter [11]	Description	Test Conditions	48-ball VFBGA	44-pin TSOP II	Unit
Θ_{JA}		Still air, soldered on a 3 × 4.5 inch, four layer printed circuit board	31.35	68.85	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		14.74	15.97	°C/W

AC Test Loads and Waveforms

Figure 8. AC Test Loads and Waveforms^[12]



Parameters	1.8 V	2.5 V	3.0 V	5.0 V	Unit
R1	13500	16667	1103	1800	Ω
R2	10800	15385	1554	990	Ω
R _{TH}	6000	8000	645	639	Ω
V _{TH}	0.80	1.20	1.75	1.77	V

^{11.} Tested initially and after any design or process changes that may affect these parameters.
12. Full-device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} ≥ 100 μs or stable at V_{CC(min)} ≥ 100 μs.




Data Retention Characteristics

Over the Operating range

Parameter	Description	Conditions	Min	Typ ^[13]	Max	Unit
V_{DR}	V _{CC} for data retention		1	-	-	V
I _{CCDR} ^[14, 15]	Data retention current	Vcc = 1.2 V	_		13	μА
		$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or } \text{CE}_2 \le 0.2 \text{ V}$				
		or $(\overline{BHE} \text{ and } \overline{BLE}) \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$				
t _{CDR} ^[16]	Chip deselect to data retention time		0	_	_	ns
t _R ^[17]	Operation recovery time		45/55	-	-	ns

Data Retention Waveform

Figure 9. Data Retention Waveform [18]



Notes

^{13.} Typical values are included only for reference and are not guaranteed or tested. Typical values are measured at V_{CC} = 1.8 V (for V_{CC} range of 1.65 V–2.2 V), V_{CC} = 3 V (for V_{CC} range of 2.2 V–3.6 V), and V_{CC} = 5 V (for V_{CC} range of 4.5 V–5.5 V), T_A = 25 °C.

^{14.} Chip enables ($\overline{\text{CE}}_1$ and CE_2) must be tied to CMOS levels to meet the I_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.

^{15.} I_{CCDR} is guaranteed only after device is first powered up to $V_{CC(min)}$ and then brought down to V_{DR} .

^{16.} These parameters are guaranteed by design.

^{17. &}lt;u>Full-device</u> operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min)} \ge 100 \, \mu s$ or stable at $V_{CC(min)} \ge 100 \, \mu s$.

^{18.} BHE.BLE is the AND of both BHE and BLE. Deselect the chip by either disabling the chip enable signals or by disabling both BHE and BLE.



AC Switching Characteristics

[19 20]	B	45 ns		55 ns		
Parameter [19, 20]	Description	Min	Max	Min	Max	Unit
READ CYCLE			•	•	•	•
t _{RC}	Read cycle time	45	_	55	_	ns
t _{AA}	Address to data valid / Address to ERR valid	_	45	_	55	ns
t _{OHA}	Data hold from address change / ERR hold from address change	10	_	10	-	ns
t _{ACE}	$\overline{\text{CE}}_1$ LOW and CE_2 HIGH to data valid / $\overline{\text{CE}}$ LOW to ERR valid	_	45	_	55	ns
t _{DOE}	OE LOW to data valid / OE LOW to ERR valid	_	22	_	25	ns
t _{LZOE}	OE LOW to Low impedance ^[20, 22]	5	_	5	_	ns
t _{HZOE}	OE HIGH to HI-Z ^[20, 21, 22]	_	18	_	18	ns
t _{LZCE}	CE ₁ LOW and CE ₂ HIGH to Low impedance ^[20, 22]	10	_	10	_	ns
t _{HZCE}	CE ₁ HIGH and CE ₂ LOW to HI-Z ^[20, 21, 22]	_	18	_	18	ns
t _{PU}	CE ₁ LOW and CE ₂ HIGH to power-up ^[22]	0	_	0	_	ns
t _{PD}	CE ₁ HIGH and CE ₂ LOW to power-down ^[22]	_	45	-	55	ns
t _{DBE}	BLE / BHE LOW to data valid	_	45	_	55	ns
t _{LZBE}	BLE / BHE LOW to Low impedance ^[20, 22]	5	_	5	_	ns
t _{HZBE}	BLE / BHE HIGH to HI-Z ^[20, 21, 22]	_	18	_	18	ns
WRITE CYCLE ^{[23}	, 24]		•			
t _{WC}	Write cycle time	45	_	55	_	ns
t _{SCE}	CE ₁ LOW and CE ₂ HIGH to write end	35	_	45	_	ns
t _{AW}	Address setup to write end	35	_	45	_	ns
t _{HA}	Address hold from write end	0	_	0	_	ns
t _{SA}	Address setup to write start	0	_	0	_	ns
t _{PWE}	WE pulse width	35	_	40	_	ns
t _{BW}	BLE / BHE LOW to write end	35	_	45	_	ns
t _{SD}	Data setup to write end	25	-	25	_	ns
t _{HD}	Data hold from write end	0	_	0	_	ns
t _{HZWE}	WE LOW to HI-Z ^[20, 21, 22]	_	18	-	20	ns
t _{LZWE}	WE HIGH to Low impedance ^[20, 22]	10	_	10	_	ns

^{19.} Test conditions assume a signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for V_{CC} ≥ 3 V) and V_{CC}/2 (for V_{CC} < 3 V), and input pulse levels of 0 to 3 V (for V_{CC} ≥ 3 V) and 0 to V_{CC} (for V_{CC} < 3 V). Test conditions for the read cycle use output loading shown in AC Test Loads and Waveforms section, unless

^{20.} At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZBE} is less than t_{LZDE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any device. 21. t_{HZOE} , t_{HZOE} , t_{HZOE} , and t_{HZWE} transitions are measured when the outputs enter a high-impedance state.

^{22.} These parameters are guaranteed by design.

^{23.} The internal write time of the memory is defined by the overlap of WE = V_{IL}, \overlap CE₁ = V_{IL}, \overlap BHE or BLE, or both = V_{IL}, and CE₂ = V_{JH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

^{24.} The minimum pulse width in Write Cycle No. 3 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) should be equal to sum of t_{SD} and t_{HZWE} .



Switching Waveforms

Figure 10. Read Cycle No. 1 of CY62147G (Address Transition Controlled) [25, 26]





Figure 11. Read Cycle No. 1 of CY62147GE (Address Transition Controlled) [25, 26]



25. The device is continuously selected. \overline{OE} = V_{IL} , \overline{CE} = V_{IL} , \overline{BHE} or \overline{BLE} or both = V_{IL} . 26. \overline{WE} is HIGH for Read cycle.



Switching Waveforms (continued)





Figure 12. Read Cycle No. 2 (OE Controlled) [27, 28, 29]

Figure 13. Write Cycle No. 1 (WE Controlled) [28, 30, 31]



- Notes

 27. WE is HIGH for Read cycle.

 28. For all dual chip enable devices, \overline{CE} is the logical combination of \overline{CE}_1 and \overline{CE}_2 . When \overline{CE}_1 is LOW and \overline{CE}_2 is HIGH, \overline{CE} is LOW; when \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW, \overline{CE} is HIGH.
- 29. Address valid prior to or coincident with $\overline{\text{CE}}$ LOW transition.
- 30. The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE₁ = V_{IL}, BHE or BLE or both = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the
- 31. Data I/O is in a HI-Z state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$ or \overline{BHE} , and/or $\overline{BLE} = V_{IH}$.



Switching Waveforms (continued)





Figure 14. Write Cycle No. 2 (CE Controlled) [32, 33, 34]

Figure 15. Write Cycle No. 3 (WE Controlled, $\overline{\text{OE}}$ LOW) [32, 33, 34, 35]




- 32. For all dual chip enable devices, $\overline{\text{CE}}$ is the logical combination of $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$. When $\overline{\text{CE}}_1$ is LOW and $\overline{\text{CE}}_2$ is HIGH, $\overline{\text{CE}}$ is LOW; when $\overline{\text{CE}}_1$ is HIGH or $\overline{\text{CE}}_2$ is LOW, CE is HIGH.
- 33. The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE₁ = V_{IL}, BHE or BLE or both = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the
- 34. Data I/O is in HI-Z state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$ or \overline{BHE} , and/or $\overline{BLE} = V_{IH}$.

 35. The minimum write pulse width for Write Cycle No. 3 (\overline{WE} controlled, \overline{OE} LOW) should be sum of t_{HZWE} and t_{SD} .



Switching Waveforms (continued)

Figure 16. Write Cycle No. 4 (BHE/BLE Controlled) [36, 37, 38]



Notes

^{36.} For all dual chip enable devices, \overline{CE} is the logical combination of \overline{CE}_1 and \overline{CE}_2 . When \overline{CE}_1 is LOW and \overline{CE}_2 is HIGH, \overline{CE} is LOW; when \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW, \overline{CE}_1 is HIGH.

^{37.} The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE₁ = V_{IL}, BHE or BLE or both = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the

^{38.} Data I/O is in a HI-Z state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$ or \overline{BHE} , and/or $\overline{BLE} = V_{IH}$.



Truth Table - CY62147G/CY62147GE

CE ₁ /CE ^[39]	CE ₂ [39]	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	X ^[40]	Χ	Х	Х	Х	HI-Z	Deselect/Power-down	Standby (I _{SB})
Х	L	Χ	Х	Χ	Χ	HI-Z	Deselect/Power-down	Standby (I _{SB})
Х	Х	Χ	Х	Н	Н	HI-Z	Deselect/Power-down	Standby (I _{SB})
L	Н	Н	L	L	L	Data Out (I/O ₀ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	Н	L	Н	L	Data Out (I/O ₀ –I/O ₇); HI-Z (I/O ₈ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	Н	L	L	Н	HI-Z (I/O ₀ –I/O ₇); Data Out (I/O ₈ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	Н	Н	L	Н	HI-Z	Output disabled	Active (I _{CC})
L	Н	Н	Н	Н	L	HI-Z	Output disabled	Active (I _{CC})
L	Н	Н	Н	L	L	HI-Z	Output disabled	Active (I _{CC})
L	Н	L	Х	L	L	Data In (I/O ₀ –I/O ₁₅)	Write	Active (I _{CC})
L	Н	L	Х	Н	L	Data In (I/O ₀ –I/O ₇); HI-Z (I/O ₈ –I/O ₁₅)	Write	Active (I _{CC})
L	Н	L	Х	L	Н	HI-Z (I/O ₀ –I/O ₇); Data In (I/O ₈ –I/O ₁₅)	Write	Active (I _{CC})

ERR Output - CY62147GE

Output [41]	Mode			
0	Read operation, no single-bit error in the stored data.			
1 Read operation, single-bit error detected and corrected.				
HI-Z Device deselected/outputs disabled/Write operation				

^{39.} For all dual chip enable devices, \overline{CE} is the logical combination of \overline{CE}_1 and CE_2 . When \overline{CE}_1 is LOW and CE_2 is HIGH, \overline{CE} is LOW; when \overline{CE}_1 is HIGH or CE_2 is LOW, CE is HIGH

40. The 'X' (Don't care) state for the chip enables refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.


41. ERR is an Output pin.If not used, this pin should be left floating



Ordering Information

Speed (ns)	Voltage Range	Ordering Code	Package Diagram	Package Type	Operating Range
45	2.2 V-3.6 V	CY62147G30-45BVXI	51-85150	48-ball VFBGA (6 × 8 × 1 mm), Single Chip Enable without ERR	Industrial
		CY62147GE30-45BVXI	51-85150	48-ball VFBGA (6 × 8 × 1 mm), Single Chip Enable with ERR	
		CY62147G30-45ZSXI	51-85087	44-pin TSOP II without ERR	
		CY62147GE30-45ZSXI	51-85087	44-pin TSOP II with ERR	
		CY62147G30-45B2XI	51-85150	48-ball VFBGA (6 × 8 × 1 mm), Dual Chip Enable without ERR	
		CY621472G30-45ZSXI	51-85087	44-pin TSOP II without ERR, Dual Chip Enable	
	4.5 V-5.5 V	CY62147G-45ZSXI	51-85087	44-pin TSOP II without ERR	
		CY62147GE-45ZSXI	51-85087	44-pin TSOP II with ERR	
55	1.8 V-2.2 V	CY62147G18-55ZSXI	51-85087	44-pin TSOP II without ERR	
		CY62147G18-55BVXI	51-85150	48-ball VFBGA (6 × 8 × 1 mm), Single Chip Enable without ERR	
		CY62147GE18-55ZSXI	51-85087	44-pin TSOP II with ERR	
		CY62147GE18-55BVXI	51-85150	48-ball VFBGA (6 × 8 × 1 mm), Single Chip Enable with ERR	

Ordering Code Definitions





Package Diagrams

Figure 17. 44-pin TSOP II (Z44) Package Outline, 51-85087





Figure 18. 48-ball VFBGA (6 × 8 × 1.0 mm) BV48/BZ48 Package Outline, 51-85150



NOTE:
PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD)
posted on the Cypress web.



Acronyms

Acronym	Description			
BHE	Byte High Enable			
BLE	Byte Low Enable			
CE Chip Enable				
CMOS	Complementary Metal Oxide Semiconductor			
I/O	Input/Output			
OE	Output Enable			
SRAM	Static Random Access Memory			
TSOP	Thin Small Outline Package			
VFBGA	Very Fine-Pitch Ball Grid Array			
WE	Write Enable			

Document Conventions

Units of Measure

Symbol	Unit of Measure		
°C	degree Celsius		
MHz	megahertz		
μΑ	microampere		
μS	microsecond		
mA	milliampere		
mm	millimeter		
ns	nanosecond		
Ω	ohm		
%	percent		
pF	picofarad		
V	volt		
W	watt		



Document History Page

Document Title: CY62147G/CY621472G/CY62147GE MoBL [®] , 4-Mbit (256K words × 16 bit) Static RAM with Error-Correcting Code (ECC) Document Number: 001-92847				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*F	4867081	NILE	07/31/2015	Changed status from Preliminary to Final.
*G	4968879	NILE	10/16/2015	Fixed typo in bookmarks.
*H	5019226	VINI	11/18/2015	Updated Ordering Information: Updated part numbers.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory PSoC

Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation, 2014-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-92847 Rev. *H