

CY7C1021D

1-Mbit (64 K × 16) Static RAM

Features

- Temperature Ranges:
 □ Industrial: -40 °C to 85 °C
 □ Automotive-A: -40 °C to 85 °C
- Pin and Function Compatible with CY7C1021B
- High Speed
- ⊡ t_{AA} = 10 ns
- Low Active Power □ I_{CC} = 80 mA at 10 ns
- Low CMOS Standby Power □ I_{SB2} = 3 mA
- 2.0 V Data Retention
- Automatic Power Down when Deselected
- CMOS for Optimum Speed and Power
- Independent Control of Upper and Lower Bits
- Available in Pb-free 44-pin 400-Mil Wide Molded SOJ and 44-pin TSOP II Packages

Functional Description

The CY7C1021D is a high performance CMOS static RAM organized as 65,536 words by 16 bits. This device has an

Logic Block Diagram


automatic power down feature that significantly reduces power consumption when deselected. The input and output pins $(I/O_0 through I/O_{15})$ are placed in a high impedance state when the device is deselected (CE HIGH), outputs are disabled (OE HIGH), BHE and <u>BLE</u> are disabled (BHE, BLE HIGH), or during a write operation (CE LOW and WE LOW).

<u>Write</u> to the device by taking Chip Enable (\overline{CE}) and Write Enable (\overline{WE}) inputs LOW. If Byte Low Enable (\overline{BLE}) is LOW, then data from I/O pins (I/O_0 through I/O_7), is written into the location specified on the address pins (A_0 through A_{15}). If Byte High Enable (\overline{BHE}) is LOW, then data from I/O pins (I/O_8 through I/O_{15}) is written into the location specified on the address pins (A_0 through A_{15}).

Read from the device by taking Chip Enable ($\overline{\text{CE}}$) and Output Enable ($\overline{\text{OE}}$) LOW while forcing the Write Enable ($\overline{\text{WE}}$) HIGH. If Byte Low Enable ($\overline{\text{BLE}}$) is LOW, then data from the memory location specified by the address pins appears on I/O₀ to I/O₇. If Byte High Enable ($\overline{\text{BHE}}$) is LOW, then data from memory appears on I/O₈ to I/O₁₅. See the Truth Table on page 10 for a complete description of read and write modes.

The CY7C1021D device is suitable for interfacing with processors that have TTL I/P levels. It is not suitable for processors that require CMOS I/P levels. Please see Electrical Characteristics on page 4 for more details and suggested alternatives.

For a complete list of related documentation, click here.



198 Champion Court



CY7C1021D

Contents

3
3
4
4
4
5
5
5
6
6
7
8

Ordering Information	11
Ordering Code Definitions	
Package Diagrams	
Acronyms	14
Document Conventions	14
Units of Measure	14
Document History Page	15
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	17
PSoC® Solutions	
Cypress Developer Community	
Technical Support	



Pin Configurations

Figure 1. 44-pin SOJ / 44-pin TSOP II pinout (Top View) ^[1]

$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	5 4 3 2
NC 22 23 NC	

Selection Guide

Description	-10 (Industrial / Automotive-A)	Unit
Maximum Access Time	10	ns
Maximum Operating Current	80	mA
Maximum CMOS Standby Current	3	mA



Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature	–65 °C to +150 °C
Ambient Temperature with Power Applied	–55 °C to +125 °C
Supply Voltage on V_{CC} to Relative GND ^[2]	–0.5 V to +6.0 V
DC Voltage Applied to Outputs in High Z State ^[2]	–0.5 V to V _{CC} + 0.5 V

DC Input Voltage ^[2]	-0.5 V to V _{CC} + 0.5 V
Current into Outputs (LOW)	
Static Discharge Voltage (per MIL-STD-883, Method 3015)	> 2001 V
Latch Up Current	> 200 mA

Operating Range

Range	Ambient Temperature	V _{cc}	Speed
Industrial	–40 °C to +85 °C	$5 \text{ V} \pm 10\%$	10 ns
Automotive-A			

Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Conditions			lustrial / otive-A)	Unit
				Min	Max	
V _{OH}	Output HIGH Voltage	I _{OH} = -4.0 mA	I _{OH} = -4.0 mA		-	V
		I _{OH} = -0.1 mA	I _{OH} = -0.1 mA		3.4 ^[3]	
V _{OL}	Output LOW Voltage	I _{OL} = 8.0 mA		_	0.4	V
V _{IH}	Input HIGH Voltage				V _{CC} + 0.5 V	V
V _{IL}	Input LOW Voltage [2]			-0.5	0.8	V
I _{IX}	Input Leakage Current	$GND \le V_I \le V_{CC}$		-1	+1	μA
I _{OZ}	Output Leakage Current	$GND \leq V_I \leq V_{CC}$, Output Disabled		-1	+1	μA
I _{CC}		$V_{CC} = Max, I_{OUT} = 0 mA,$	100 MHz	_	80	mA
		$f = f_{max} = 1/t_{RC}$	83 MHz	_	72	mA
			66 MHz	_	58	mA
			40 MHz	_	37	mA
I _{SB1}	Automatic CE Power Down Current – TTL Inputs	Max V_{CC} , $\overline{CE} \ge V_{IH}$, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, f = f _{max}		_	10	mA
I _{SB2}	Automatic CE Power Down Current – CMOS Inputs	$\begin{array}{l} \mbox{Max } V_{CC}, \ensuremath{\overline{CE}} \geq V_{CC} - 0.3 \ \mbox{V}, \ensuremath{V_{IN}} \geq V_C \\ \ensuremath{V_{IN}} \leq 0.3 \ \mbox{V}, \ensuremath{f} = 0 \end{array}$	_C – 0.3 V, or	_	3	mA

Note

- V_{IL} (min) = -2.0 V and V_{IH}(max) = V_{CC} + 1 V for pulse durations of less than 5 ns.
 Please note that the maximum V_{OH} limit does not exceed minimum CMOS V_{IH} of 3.5 V. If you are interfacing this SRAM with 5 V legacy processors that require a minimum V_{IH} of 3.5 V, please refer to Application Note AN6081 for technical details and options you may consider.



Capacitance


Parameter ^[4]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	T _A = 25 °C, f = 1 MHz, V _{CC} = 5.0 V	8	pF
C _{OUT}	Output capacitance		8	pF

Thermal Resistance


Parameter ^[4]	Description	Test Conditions	44-pin SOJ	44-pin TSOP II	Unit
Θ_{JA}		Still Air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	59.52	53.91	°C/W
Θ ^{JC}	Thermal resistance (junction to case)		36.75	21.24	°C/W

AC Test Loads and Waveforms





High-Z characteristics:



Notes

 Tested initially and after any design or process changes that may affect these parameters.
 AC characteristics (except High Z) are tested using the load conditions shown in Figure 2 (a). High Z characteristics are tested for all speeds using the test load shown in Figure 2 (c).





Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Max	Unit
V _{DR}	V _{CC} for Data Retention		2.0	-	V
I _{CCDR}	Data Retention Current	$V_{CC} = V_{DR} = 2.0 \text{ V}, \overline{CE} \ge V_{CC} - 0.3 \text{ V}, V_{IN} \ge V_{CC} - 0.3 \text{ V} \text{ or } V_{IN} \le 0.3 \text{ V}$	-	3	mA
t _{CDR} ^[6]	Chip Deselect to Data Retention Time		0	-	ns
t _R ^[7]	Operation Recovery Time		t _{RC}	_	ns

Data Retention Waveform





Notes

^{6.} V_{IL} (min) = -2.0 V and V_{IH} (max) = V_{CC} + 1 V for pulse durations of less than 5 ns. 7. Full device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min)} \ge 50 \,\mu s$ or stable at $V_{CC(min)} \ge 50 \,\mu s$.



Switching Characteristics

Over the Operating Range

Parameter [8]	Description	-10 (Ind Autom	ustrial / otive-A)	Unit
		Min	Мах	
Read Cycle		·		
t _{power} ^[9]	V _{CC} (typical) to the first access	100	_	μS
t _{RC}	Read Cycle Time	10	-	ns
t _{AA}	Address to Data Valid	-	10	ns
t _{OHA}	Data Hold from Address Change	3	-	ns
t _{ACE}	CE LOW to Data Valid	-	10	ns
t _{DOE}	OE LOW to Data Valid	-	5	ns
t _{LZOE}	OE LOW to Low Z ^[10]	0	-	ns
t _{HZOE}	OE HIGH to High Z ^[10, 11]	-	5	ns
t _{LZCE}	CE LOW to Low Z ^[10]	3	-	ns
t _{HZCE}	CE HIGH to High Z ^[10, 11]	-	5	ns
t _{PU}	CE LOW to Power-Up	0	-	ns
t _{PD}	CE HIGH to Power-Down	-	10	ns
t _{DBE}	Byte Enable to Data Valid	-	5	ns
t _{LZBE}	Byte Enable to Low Z	0	-	ns
t _{HZBE}	Byte Disable to High Z	-	5	ns
Write Cycle [1	2]			
t _{WC}	Write Cycle Time	10	-	ns
t _{SCE}	CE LOW to Write End	7	-	ns
t _{AW}	Address Setup to Write End	7	-	ns
t _{HA}	Address Hold from Write End	0	-	ns
t _{SA}	Address Setup to Write Start	0	_	ns
t _{PWE}	WE Pulse Width	7	_	ns
t _{SD}	Data Setup to Write End	6	-	ns
t _{HD}	Data Hold from Write End	0	_	ns
t _{LZWE}	WE HIGH to Low Z ^[10]	3	_	ns
t _{HZWE}	WE LOW to High Z ^[10, 11]	_	5	ns
t _{BW}	Byte Enable to End of Write	7	_	ns

Notes


Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance.

9. t_{POWER} gives the minimum amount of time that the power supply should be at typical V_{CC} values until the first memory access can be performed.
10. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZDE} is less than t_{LZCE}, and t_{HZWE} for any given device.
11. t_{HZOE}, t_{HZEE}, t_{HZCE}, and t_{HZWE} are specified with a load capacitance of 5 pF as in (c) of Figure 2 on page 5. Transition is measured when the outputs enter a high impedance state.

The internal write time of the memory is defined by the overlap of CE LOW, WE LOW and BHE/BLE LOW. CE, WE and BHE/BLE must be LOW to initiate a write, and a LOW to HIGH transition on any of these signals can terminate the write. The input data setup and hold timing should be referenced to the leading edge of the signal that terminates the write.



Switching Waveforms






Figure 5. Read Cycle No. 2 (OE Controlled) ^[14, 15]

Notes

13. Device is continuously selected. \overline{OE} , \overline{CE} , \overline{BHE} and/or $\overline{BLE} = V_{\parallel}$.

14. WE is HIGH for read cycle.

15. Address valid prior to or coincident with \overline{CE} transition LOW.



Switching Waveforms (continued)




Figure 6. Write Cycle No. 1 (CE Controlled) ^[16, 17]

Notes

16. Data I/O is high impedance if OE or BHE and/or BLE = V_{IH}.
 17. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high impedance state.



Switching Waveforms (continued)




Figure 8. Write Cycle No. 3 (WE Controlled, OE LOW)

Truth Table

CE	OE	WE	BLE	BHE	I/O ₀ –I/O ₇	I/O ₈ –I/O ₁₅	Mode	Power
Н	Х	Х	Х	Х	High Z	High Z	Power Down	Standby (I _{SB})
L	L	Н	L	L	Data Out	Data Out	Read – All bits	Active (I _{CC})
			L	Н	Data Out	High Z	Read – Lower bits only	Active (I _{CC})
			Н	L	High Z	Data Out	Read – Upper bits only	Active (I _{CC})
L	Х	L	L	L	Data In	Data In	Write – All bits	Active (I _{CC})
			L	Н	Data In	High Z	Write – Lower bits only	Active (I _{CC})
			Н	L	High Z	Data In	Write – Upper bits only	Active (I _{CC})
L	Н	Н	Х	Х	High Z	High Z	Selected, Outputs Disabled	Active (I _{CC})
L	Х	Х	Н	Н	High Z	High Z	Selected, Outputs Disabled	Active (I _{CC})




Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C1021D-10VXI	51-85082	44-pin (400-Mil) Molded SOJ (Pb-free)	Industrial
	CY7C1021D-10ZSXI	51-85087	44-pin TSOP Type II (Pb-free)	
	CY7C1021D-10ZSXA			Automotive-A

Shaded areas contain advance information. Contact your local Cypress sales representative for availability of these parts.

Ordering Code Definitions





Package Diagrams





Figure 9. 44-pin SOJ (400 Mils) V44.4 Package Outline, 51-85082


51-85082 *E

Document Number: 38-05462 Rev. *N



Package Diagrams (continued)





51-85087 *E



Acronyms

Acronym	Description			
CE	Chip Enable			
CMOS	Complementary Metal Oxide Semiconductor			
I/O	Input/Output			
OE	Output Enable			
SOJ	Small Outline J-lead			
SRAM	Static Random Access Memory			
TSOP	Thin Small Outline Package			
TTL	Transistor-Transistor Logic			
WE	Write Enable			

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
μs	microsecond
mA	milliampere
mm	millimeter
ms	millisecond
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



Document History Page

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	201560	SWI	See ECN	Advance Information data sheet for C9 IPP
*A	233695	RKF	See ECN	DC parameters modified as per EROS (Spec # 01-02165) Pb-free Offering in the Ordering Information
*В	263769	RKF	See ECN	Added Data Retention Characteristics Table Added T _{power} Spec in Switching Characteristics Table Shaded Ordering Information
*C	307601	RKF	See ECN	Reduced Speed bins to -10 and -12 ns
*D	520647	VKN	See ECN	Changed status from Preliminary to Final. Removed Commercial Operating range Added I_{CC} values for the frequencies 83MHz, 66MHz and 40MHz Updated Thermal Resistance table Added Automotive Product Information Updated Ordering Information Table Changed Overshoot spec from V_{CC} +2V to V_{CC} +1V in footnote #4
*E	802877	VKN	See ECN	Changed Commercial operating range I_{CC} spec from 60 mA to 80 mA for 100MHz, 55 mA to 72 mA for 83MHz, 45 mA to 58 mA for 66MHz, 30 mA to 37 mA for 40MHz Changed Automotive operating range I_{CC} spec from 100 mA to 120 mA for 83MHz, 90 mA to 100 mA for 66MHz, 60 mA to 63 mA for 40MHz
*F	2751755	VKN / PYRS	08/14/09	For 12 ns speed, changed I_{CC} spec from 120 mA to 90 mA For 12 ns speed, changed I_{SB1} spec from 50 mA to 10 mA and I_{SB2} spec from 15 mA to 10 mA
*G	2898399	AJU	03/24/2010	Updated Package Diagrams.
*H	3109897	AJU	12/14/2010	Added Ordering Code Definitions.
*	3245199	PRAS	04/30/2011	Dislodged Automotive information to new datasheet (001-68372). Removed the Note "Automotive Product Information is Preliminary." in page 3 Added Acronyms and Units of Measure. Updated in new template.
*J	3086499	AJU	06/07/2011	Updated Functional Description (Removed "For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines.").
*K	3540685	TAVA / AJU	03/06/2012	Updated Features (Included Automotive-A Range information). Updated Selection Guide (Included Automotive-A Range information). Updated Operating Range (Included Automotive-A Range information). Updated Electrical Characteristics (Included Automotive-A Range information). Updated Switching Characteristics (Included Automotive-A Range information). Updated Ordering Information (included the part number CY7C1021D-10ZSXA). Updated Package Diagrams.
*L	3998493	MEMJ	05/13/2013	Replaced all instances of IO with I/O across the document. Updated Switching Characteristics: Updated Note 12. Updated Switching Waveforms: Updated Figure 6, Figure 7, Figure 8. Updated Package Diagrams: spec 51-85082 – Changed revision from *D to *E. spec 51-85087 – Changed revision from *D to *E. Completing Sunset Review.



Document History Page (continued)

Document Title: CY7C1021D, 1-Mbit (64 K × 16) Static RAM Document Number: 38-05462					
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change	
*M	4033925	MEMJ	06/19/2013	Updated Functional Description. Updated Electrical Characteristics. Added one more Test Condition " $I_{OH} = -0.1$ mA" for V _{OH} parameter and added maximum value corresponding to that Test Condition. Added Note 3 and referred the same note in maximum value for V _{OH} parameter corresponding to Test Condition " $I_{OH} = -0.1$ mA".	
*N	4573121	MEMJ	11/18/2014	Added related documentation hyperlink in page 1.	



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

Products	
Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC[®] Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Community | Forums | Blogs | Video | Training

Technical Support cypress.com/go/support

© Cypress Semiconductor Corporation, 2004-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05462 Rev. *N

Revised November 18, 2014

All products and company names mentioned in this document may be the trademarks of their respective holders.