# **CBTU0808**

# Dual lane PCI Express port multiplexer

Rev. 02 — 6 September 2007

Product data sheet

### 1. General description

The CBTU0808 is a dual lane port multiplexer designed to provide convenient and reliable path switching for PCI Express signals. It is organized as two PCI Express lanes, each consisting of a Transmit and Receive channel. Each channel has four ports, two (A and B) on the source (or host) side and two (A and B) on the destination (or device) side. Each port provides a pair of signal lines to support PCIe differential signaling.

Using specially designed high-bandwidth and high off-isolation switch elements, source and destination ports can be connected or isolated in three possible configurations: source A and B to destinations A and B respectively; or source A to destination B (remaining ports isolated), or all ports isolated.

The switch elements are controlled by internal control logic to set switch positions in accordance with these three configurations, selectable by CMOS inputs CTRL0 and CTRL1 for lanes 0 and 1 respectively. Within a lane, the switch configuration is always applied identically to both transmit and receive channels.

The CBTU0808 is packaged in a 48-ball, depopulated  $9 \times 9$  grid, 0.5 mm ball pitch, thin profile fine-pitch ball grid array (TFBGA) package, which (while requiring a minimum 5 mm  $\times$  5 mm of board space) allows for adequate signal routing and escape using conventional board technology.

#### 2. Features

- 2-lane wide PCI Express port multiplexer
- One transmit and one receive differential channel per lane
- Four ports per channel
- PCI Express signaling compliant
- High bandwidth: > 1 GHz
- Low OFF-feedthrough of < -35 dB at 1.25 GHz</p>
- Low channel crosstalk of < -35 dB at 1.25 GHz
- Designed to match characteristic impedance of PCIe signaling environment
- Single 1.8 V supply operation
- ESD resilience of 8 kV HBM
- Available in 48-ball, 5 mm × 5 mm, 0.5 mm ball pitch TFBGA package, Pb-free/Green

### 3. Applications

- High-performance computing applications
- Port switching and docking applications




#### **Dual lane PCI Express port multiplexer**

### 4. Ordering information

Table 1. Ordering information

Type number	Solder process	Package		
		Name	Description	Version
CBTU0808EE/G	Pb-free (SnAgCu solder ball compound)	TFBGA48	plastic thin fine-pitch ball grid array package; 48 balls; body $5 \times 5 \times 0.8$ mm	SOT918-1


### 5. Functional diagram



#### **Dual lane PCI Express port multiplexer**

### 6. Pinning information

#### 6.1 Pinning





002aac212

48-ball,  $9 \times 9$  grid; top view. An empty cell indicates no ball is populated at that grid point.

Fig 3. Ball mapping

### **Dual lane PCI Express port multiplexer**

### 6.2 Pin description

Table 2. Pin description

Signal group	Symbol	Pin	Туре	Description
Test and	CTRL0	A1	CMOS	Switch configuration control inputs. See
control	CTRL1	J9	input	Table 3 "Switch configuration truth table".
	TEST0	J1	CMOS input	Test input. Used for test purposes only. Should be left open-circuit during normal operation. An internal pull-down resistor will default this pin to a LOW state.
	TEST1	A9	output	Test output. Used for test purposes only. Should be left open-circuit in normal application.
Signal ports	TXSA0P, TXSA0N, TXSB0P, TXSB0N	A4, B4, A2, B3	signal port	Transmit ports A and B differential signal terminals for Lane 0, Source side.
	RXSA0P, RXSA0N, RXSB0P, RXSB0N	B1, C2, D1, D2	signal port	Receive ports A and B differential signal terminals for Lane 0, Source side.
	TXSA1P, TXSA1N, TXSB1P, TXSB1N	F1, F2, H1, G2	signal port	Transmit ports A and B differential signal terminals for Lane 1, Source side.
	RXSA1P, RXSA1N, RXSB1P, RXSB1N	J2, H3, J4, H4	signal port	Receive ports A and B differential signal terminals for Lane 1, Source side.
	TXDA0P, TXDA0N, TXDB0P, TXDB0N	A6, B6, A8, B7	signal port	Transmit ports A and B differential signal terminals for Lane 0, Destination side.
	RXDA0P, RXDA0N, RXDB0P, RXDB0N	B9, C8, D9, D8	signal port	Receive ports A and B differential signal terminals for Lane 0, Destination side.
	TXDA1P, TXDA1N, TXDB1P, TXDB1N	F9, F8, H9, G8	signal port	Transmit ports A and B differential signal terminals for Lane 1, Destination side.
	RXDA1P, RXDA1N, RXDB1P, RXDB1N	J8, H7, J6, H6	signal port	Receive ports A and B differential signal terminals for Lane 1, Destination side.
Power	$V_{DD}$	B5, E2, E8, H5	power	power supply pins
	GND	A5, B2, B8, E1, E9, H2, H8, J5	power	ground pins

### 7. Functional description

#### 7.1 Functional description

#### 7.1.1 General information

The CBTU0808 Dual lane PCI Express port multiplexer is designed to allow port switching of up to two PCI Express lanes (each including a Transmit and Receive channel) according to three switch configuration settings (described in Section 7.1.2.1). The basic switch element of the CBTU0808 is designed integrally with its package and chip interconnect to present an optimum characteristic on-impedance when used in a PCI Express signaling environment, and to provide high off-port isolation and low crosstalk.

#### 7.1.2 Functional information

The following paragraphs describe the control and configuration possibilities available in the CBTU0808.

#### 7.1.2.1 Switch configuration

The position of the port switches is controlled by CMOS input signals CTRL[1:0] and can be overridden by CMOS input TEST0 to disconnect (open) all ports between source and destination. For a given lane, the switch positions are always identical between transmit and receive channels. Lane 0 is controlled by CTRL0 and Lane 1 is controlled by CTRL1. The truth table for the switch position as a function of these inputs is shown in Table 3.

Table 3.	Switch cor	ifiguration	truth table

CTRLn[1]         TEST0         Source ports[1]         Destination ports         Comment           A         B         B         Comment           LOW         LOW         An         Ron         high-Z         SA:DA/SB:DI           Bn         high-Z         Ron         (Dual Through	Function					
LOW LOW An R <sub>on</sub> high-Z SA:DA/SB:DI	Comment					
(Dual Through						
Bn high-Z R <sub>on</sub> (Dual Throug	3					
	h mode)					
HIGH[2] LOW An high-Z R <sub>on</sub> SA:DB						
Bn high-Z high-Z (Single Cross	mode)					
LOW HIGH An high-Z high-Z All ports open						
Bn high-Z high-Z (Disconnect of	node)					
> LOW HIGH Test mode for internal use only do not use						

<sup>[1]</sup> n is the Lane number (0 or 1).

<sup>[2]</sup> CTRL1 or CTRL0 = HIGH.

#### **Dual lane PCI Express port multiplexer**

### 8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DD}$	supply voltage		-0.5	+2.5	V
$V_{I}$	input voltage		<u>[1]</u> –0.5	+2.5	V
I <sub>IK</sub>	input clamping current	$V_I < 0 \text{ V or } V_I > V_{DD}$	-	-50	mA
I <sub>OK</sub>	output clamping current	$V_O < 0 \text{ V or } V_O > V_{DD}$	-	±50	mA
Io	output current	continuous; 0 V < $V_O$ < $V_{DD}$	-	±50	mA
I <sub>DDC</sub>	continuous current through each $V_{\mbox{\scriptsize DD}}$ or GND pin		-	±100	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
V <sub>esd</sub>	electrostatic discharge voltage	Human Body Model; 1.5 k $\Omega$ ; 100 pF	>8	-	kV
		Machine Model; 0 $\Omega$ ; 200 pF	>450	-	V

<sup>[1]</sup> The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

### 9. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{DD}$	supply voltage		1.7	-	1.9	V
$V_{I}$	input voltage	TXn and RXn ports	-0.25	-	+1.75	V
V <sub>IH</sub>	HIGH-level input voltage	CTRL[1:0], TEST inputs	$[1]  0.65 \times V_{DD}$	-	$V_{DD}$	V
V <sub>IL</sub>	LOW-level input voltage	CTRL[1:0], TEST[1:0] inputs	[1] _	-	$0.35 \times V_{DD}$	V
$V_{ICR}$	common mode input voltage range	TXn and RXn ports	0	-	1.5	V
$V_{I(dif)(p-p)}$	peak-to-peak differential input voltage	TXn and RXn ports	[2] -	-	1.2	V
T <sub>amb</sub>	ambient temperature	operating in free air	0	-	+85	°C

<sup>[1]</sup> The CTRL[1:0] inputs of the device must be held at valid levels (not floating) to ensure proper device operation.

 $<sup>[2] \</sup>quad V_{I(dif)(p-p)} = 2 \times |V_{TX\_D+} - V_{TX\_D-}|. \ \, \text{See Paragraph 4.3.3, Table 4-5 of } \underline{\text{Ref. 1}}.$ 

#### **Dual lane PCI Express port multiplexer**

### 10. Static characteristics

Table 6. Static characteristics

Over recommended operating conditions, unless otherwise noted.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$I_{DD}$	supply current		<u>[1]</u> -	-	1	mΑ
Digital in	outs CTRL[1:0] and TEST0					
ILI	input leakage current	$V_I = V_{DD}$ or GND	-	-	±5	μΑ
Ci	input capacitance	$V_I = V_{DD}$ or GND	-	-	5	pF
Signal po	rts TXSA0P RXDB1N					
l <sub>LI</sub>	input leakage current	$V_I = V_{DD}$ or GND; TEST0 = HIGH (Disconnect mode)	-100	-	+100	μΑ
R <sub>on(sw)</sub>	switch on-state resistance		8	10	12	Ω
$\Delta R_{\text{on(sw)}}$	switch on-state resistance variation	over recommended $V_{\text{ID}}$ (input voltage) range	-	0.5	0.75	Ω
C <sub>S(ON)</sub>	ON-state capacitance	$V_{I} = 0.9 \ V$				
		switch; simulated value of the silicon switch only, excluding package parasitics	-	3.6	4.75	pF

<sup>[1]</sup> Static operating current.

#### **Dual lane PCI Express port multiplexer**

# 11. Dynamic characteristics

Table 7. Dynamic characteristics

Over recommended operating conditions, unless otherwise noted. Characterization bandwidth: 10 MHz <  $f_{\rm oper}$  < 6 GHz.


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>PD</sub>	propagation delay	Figure 5	-	60	-	ps
t <sub>startup</sub>	start-up time	supply voltage valid to switch specified operating characteristics	-	-	100	μs
t <sub>rcfg</sub>	reconfiguration time	CTRL[1:0], TEST0 setting change to switch specified operating characteristics	-	-	100	μs
t <sub>sk(o)</sub>	output skew time	difference in propagation delay between any two 'ON' paths within a channel; Figure 6	-	-	40	ps
t <sub>sk(edge)</sub>	edge skew time	difference of rising edge propagation delay to falling edge propagation delay; Figure 7	-	-	40	ps
t <sub>sk(dif)</sub>	differential skew time	difference in propagation delay between two members of a differential pair; Figure 8	-	-	5	ps
S <sub>12</sub>	reverse transmission	Differential mode ON insertion loss; ON-state				
coefficient	coefficient	f = 50 MHz	-0.8	-	-	dB
		f = 625 MHz	-2	-	-	dB
		f ≤ 1.25 GHz	-3.3	-	-	dB
s <sub>21</sub>	forward transmission	Differential mode ON insertion loss; ON-state				
	coefficient	f = 50 MHz	-0.8	-	-	dB
		f = 625 MHz	-2	-	-	dB
		f ≤ 1.25 GHz	-3.3	-	-	dB
S <sub>11</sub>	input reflection	Differential mode ON return loss; ON-state				
	coefficient	f = 50 MHz	-	-	-20	dB
		f = 625 MHz	-	-	-8	dB
		f ≤ 1.25 GHz	-	-	-6.0	dB
S <sub>22</sub>	output reflection	Differential mode ON return loss; ON-state				
	coefficient	f = 50 MHz	-	-	-20	dB
		f = 625 MHz	-	-	-8	dB
		f ≤ 1.25 GHz	-	-	-6.0	dB
S <sub>12</sub>	reverse transmission coefficient	Differential mode port-to-port crosstalk; ON/OFF-state				
		f = 50 MHz	-	-	-35	dB
		f = 625 MHz	-	-	-35	dB
		f = 1.25 GHz	-	-	-35	dB
s <sub>21</sub>	forward transmission coefficient	Differential mode port-to-port crosstalk; ON/OFF-state				
		f = 50 MHz	-	-	-35	dB
		f = 625 MHz	-	-	-35	dB
		f = 1.25 GHz	-	-	-35	dB


#### **Dual lane PCI Express port multiplexer**

 Table 7.
 Dynamic characteristics ...continued


Over recommended operating conditions, unless otherwise noted. Characterization bandwidth: 10 MHz  $< f_{oper} < 6$  GHz.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
s <sub>12</sub> reverse transmissio coefficient	reverse transmission coefficient	Differential mode off-port feedthrough; OFF-state				
		f = 50 MHz	-	-	-35	dB
		f = 625 MHz	-	-	-35	dB
		f = 1.25 GHz	-	-	-35	dB
s <sub>21</sub>	forward transmission	Differential mode off-port feedthrough; OFF-state				
	coefficient	f = 50 MHz	-	-	-35	dB
		f = 625 MHz	-	-	-35	dB
		f = 1.25 GHz	-	-	-35	dB






#### **Dual lane PCI Express port multiplexer**



### 12. Test information



#### **Dual lane PCI Express port multiplexer**

### 13. Package outline




Fig 10. Package outline SOT918-1 (TFBGA48)

CBTU0808\_2 © NXP B.V. 2007. All rights reserved.

### 14. Soldering

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

#### 14.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

#### 14.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- · Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus PbSn soldering

#### 14.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

#### **Dual lane PCI Express port multiplexer**

#### 14.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 11</u>) than a PbSn process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 8 and 9

Table 8. SnPb eutectic process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)			
	Volume (mm³)			
	< 350	≥ 350		
< 2.5	235	220		
≥ 2.5	220	220		


Table 9. Lead-free process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)					
	Volume (mm³)					
	< 350	350 to 2000	> 2000			
< 1.6	260	260	260			
1.6 to 2.5	260	250	245			
> 2.5	250	245	245			

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 11.

#### **Dual lane PCI Express port multiplexer**



For further information on temperature profiles, refer to Application Note *AN10365* "Surface mount reflow soldering description".

#### 15. Abbreviations

Table 10. Abbreviations

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
PCI	Peripheral Component Interconnect
PCIe	PCI Express
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
PRR	Pulse Repetition Rate
PRR	Pulse Repetition Rate

#### 16. References

[1] PCI Express Base Specification, Rev 1.1 — Revision 1.1, March 2005.

### Dual lane PCI Express port multiplexer

## 17. Revision history

#### Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes		
CBTU0808_2	20070906	Product data sheet	-	CBTU0808_1		
Modifications:	<ul> <li>The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.</li> </ul>					
	<ul> <li>Legal texts have been adapted to the new company name where appropriate.</li> </ul>					
	<ul> <li>Section 2 "Features", 10<sup>th</sup> bullet item: changed "2 kV HBM" to "8 kV HBM"</li> </ul>					
	<ul> <li><u>Table 4 "Limiting values"</u>: changed symbol "I<sub>CCC</sub>" to "I<sub>DDC</sub>"</li> </ul>					
	<ul> <li><u>Table 4 "Limiting values"</u>, V<sub>esd</sub>, electrostatic discharge voltage:</li> </ul>					
	<ul><li>changed minimum Human Body Model from "&gt;2 kV" to "&gt;8 kV"</li></ul>					
	<ul> <li>changed minimum Machine Model from "&gt;200 V" to "&gt;450 V"</li> </ul>					
CBTU0808_1	20060602	Product data sheet	-	-		

#### **Dual lane PCI Express port multiplexer**

### 18. Legal information

#### 18.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 18.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### 18.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

#### 18.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 19. Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: <a href="mailto:salesaddresses@nxp.com">salesaddresses@nxp.com</a>

**CBTU0808 NXP Semiconductors** 

#### **Dual lane PCI Express port multiplexer**

### 20. Contents

1	General description 1
2	Features
3	Applications
4	Ordering information 2
5	Functional diagram 2
6	Pinning information 3
6.1	Pinning
6.2	Pin description 4
7	Functional description 5
7.1	Functional description 5
7.1.1	General information 5
7.1.2	Functional information 5
7.1.2.1	Switch configuration 5
8	Limiting values 6
9	Recommended operating conditions 6
10	Static characteristics 7
11	Dynamic characteristics 8
12	Test information
13	Package outline 11
14	Soldering 12
14.1	Introduction to soldering
14.2	Wave and reflow soldering 12
14.3	Wave soldering
14.4	Reflow soldering
15	Abbreviations
16	References
17	Revision history
18	Legal information
18.1	Data sheet status
18.2	Definitions
18.3	Disclaimers
18.4	Trademarks
19	Contact information
20	Contents 17

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

NXP:

CBTU0808EE/G,518