

# 312.5 MHz LVPECL Clock Generator

#### **Features**

■ One LVPECL output pair

■ Output frequency: 312.5 MHz

■ External crystal frequency: 25 MHz

■ Low RMS phase jitter at 312.5 MHz, using 25-MHz crystal

(1.875 MHz to 20 MHz): 0.3 ps (typical)

■ Pb-free 8-Pin TSSOP package


■ Supply voltage: 3.3 V or 2.5 V

■ Commercial and industrial temperature ranges

#### **Functional Description**

The CY2XP311 is a PLL (phase locked loop) based high-performance clock generator. It is optimized to generate 10 GB Ethernet, SONET, and other high performance clock frequencies. It also produces an output frequency that is 12.5 times the crystal frequency. It uses Cypress's low noise VCO technology to achieve 0.3 ps typical RMS phase jitter, which meets both 10 GB Ethernet and SONET jitter requirements. The CY2XP311 has a crystal oscillator interface input and one LVPECL output pair.

## **Logic Block Diagram**



#### **Pinouts**

Figure 1. Pin Diagram - 8-Pin TSSOP

VDD	1	8	VDD
VSS	2	7	CLK
XOUT	3	6	CLK#
XIN	4	5	OE

Table 1. Pin Definition - 8-Pin TSSOP

Pin Number	Pin Name	I/O Type	Description
1, 8	VDD	Power	3.3 V or 2.5 V power supply.
2	VSS	Power	Ground
3, 4	XOUT, XIN	XTAL output and input	Parallel resonant crystal interface
5	OE	CMOS input	Output enable. When HIGH, the output is enabled. When LOW, the output is high impedance
6, 7	CLK#, CLK	LVPECL output	Differential clock output



# **Frequency Table**

Input	Output Frequency (MHz)	
Crystal Frequency (MHz)	PLL Multiplier Value	Output Frequency (MH2)
25	12.5	312.5

## **Absolute Maximum Conditions**

Parameter	Description	Conditions	Min	Max	Unit
$V_{DD}$	Supply voltage	-	-0.5	4.4	V
V <sub>IN</sub> <sup>[1]</sup>	Input voltage, DC	Relative to V <sub>SS</sub>	-0.5	V <sub>DD</sub> + 0.5	V
$T_S$	Temperature, storage	Non operating	-65	150	°C
T <sub>J</sub>	Temperature, junction	-	_	135	°C
ESD <sub>HBM</sub>	ESD protection, human body model	JEDEC STD 22-A114-B	2000	_	V
UL-94	Flammability rating	At 1/8 in.	V-0		
$\Theta_{JA}^{[2]}$	Thermal resistance, junction to ambient	0 m/s airflow	100		°C/W
		1 m/s airflow	,	91	
		2.5 m/s airflow	;	37	

# **Operating Conditions**

Parameter	Description		Max	Unit
$V_{DD}$	3.3 V supply voltage	3.135	3.465	V
	2.5 V supply voltage	2.375	2.625	V
T <sub>A</sub>	Ambient temperature, commercial	0	70	°C
	Ambient temperature, industrial	-40	85	°C
T <sub>PU</sub>	Power up time for all $V_DD$ to reach minimum specified voltage (ensure power ramps is monotonic)	0.05	500	ms

Notes
 The voltage on any input or I/O pin cannot exceed the power pin during power up.
 Simulated using Apache Sentinel TI software. The board is derived from the JEDEC multilayer standard. It measures 76 x 114 x 1.6 mm and has 4-layers of copper (2/1/1/2 oz.). The internal layers are 100% copper planes, while the top and bottom layers have 50% metalization. No vias are included in the model.



## **DC Electrical Characteristics**

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
I <sub>DD</sub>	Operating supply current with output unterminated	$V_{DD}$ = 3.465 V, OE = $V_{DD}$ , output unterminated	-	-	125	mA
		$V_{DD}$ = 2.625 V, OE = $V_{DD}$ , output unterminated	_	-	120	mA
I <sub>DDT</sub>	Operating supply current with	$V_{DD}$ = 3.465 V, OE = $V_{DD}$ , output terminated	_	_	150	mA
	output terminated	$V_{DD}$ = 2.625 V, OE = $V_{DD}$ , output terminated	_	_	145	mA
V <sub>OH</sub>	LVPECL output high voltage	$V_{DD}$ = 3.3 V or 2.5 V, $R_{TERM}$ = 50 $\Omega$ to $V_{DD}$ - 2.0V	V <sub>DD</sub> –1.15	-	V <sub>DD</sub> -0.75	V
V <sub>OL</sub>	LVPECL output low voltage	$V_{DD}$ = 3.3 V or 2.5 V, $R_{TERM}$ = 50 $\Omega$ to $V_{DD}$ - 2.0V	V <sub>DD</sub> –2.0	-	V <sub>DD</sub> –1.625	V
V <sub>OD1</sub>	LVPECL peak-to-peak output voltage swing	$V_{DD}$ = 3.3 V or 2.5 V, $R_{TERM}$ = 50 $\Omega$ to $V_{DD}$ - 2.0V	600	-	1000	mV
$V_{OD2}$	LVPECL output voltage swing (V <sub>OH</sub> - V <sub>OL</sub> )	$V_{DD} = 2.5 \text{ V}, R_{TERM} = 50 \Omega \text{ to } V_{DD} - 1.5 \text{ V}$	500	-	1000	mV
V <sub>OCM</sub>	LVPECL output common mode voltage (V <sub>OH</sub> + V <sub>OL</sub> )/2	$V_{DD} = 2.5 \text{ V}, R_{TERM} = 50 \Omega \text{ to } V_{DD} - 1.5 \text{ V}$	1.2	_	_	V
I <sub>OZ</sub>	LVPECL output leakage current	Output off, OE = V <sub>SS</sub>	-35	-	35	μΑ
$V_{IH}$	Input high voltage, OE Pin	_	0.7*V <sub>DD</sub>	-	V <sub>DD</sub> +0.3	V
$V_{IL}$	Input low voltage, OE Pin	_	-0.3	_	0.3*V <sub>DD</sub>	V
I <sub>IH</sub>	Input high current, OE Pin	$OE = V_{DD}$	_	ı	115	μA
I <sub>IL</sub>	Input low current, OE Pin	OE = V <sub>SS</sub>	-50	_	_	μΑ
C <sub>IN</sub> [5]	Input capacitance, OE Pin	_	_	15	_	pF
C <sub>INX</sub> <sup>[5]</sup>	Pin capacitance, XIN & XOUT	_	_	4.5	_	pF

## AC Electrical Characteristics<sup>[5]</sup>

Parameter	Description	Conditions	Min	Тур	Max	Unit
Fout	Output frequency		-	312.5	-	MHz
T <sub>R</sub> , T <sub>F</sub> <sup>[3]</sup>	Output rise or fall time	20% to 80% of full output swing	_	0.5	1.0	ns
T <sub>Jitter(<math>\phi</math>)</sub> [6]	RMS phase jitter (random)	312.5 MHz, (1.875 to 20 MHz)	_	0.3	-	ps
T <sub>DC</sub> [7]	Output duty cycle	Measured at zero crossing point	45	-	55	%
T <sub>OHZ</sub>	Output disable time	Time from falling edge on OE to stopped outputs (Asynchronous)	-	_	100	ns
T <sub>OE</sub>	Output enable time	Time from rising edge on OE to outputs at a valid frequency (Asynchronous)	-	_	100	ns
T <sub>LOCK</sub>	Startup time	Time for CLK to reach valid frequency measured from the time $V_{DD} = V_{DD}(min.)$	-	_	5	ms

# Recommended Crystal Specifications<sup>[4]</sup>

Parameter	Description	Min	Max	Unit
Mode	Mode of Oscillation	Fundamental		_
F	Frequency	25	25	MHz
ESR	Equivalent Series Resistance – 50		Ω	
C <sub>S</sub>	Shunt Capacitance	-	7	pF

#### Notes

- Refer to Figure 5 on page 4.
   Characterized using an 18 pF parallel resonant crystal.
   Not 100% tested, guaranteed by design and characterization.
   Refer to Figure 6 on page 5.
   Refer to Figure 7 on page 5.



#### **Parameter Measurements**

Figure 2. 3.3 V Output Load AC Test Circuit




Figure 3. 2.5 V Output Load AC Test Circuit




Figure 4. Output DC Parameters




Figure 5. Output Rise and Fall Time






Figure 6. RMS Phase Jitter




Figure 7. Output Duty Cycle





Figure 8. Output Enable Timing





## Application Information

#### **Power Supply Filtering Techniques**

As in any high speed analog circuitry, noise at the power supply pins can degrade performance. To achieve optimum jitter performance, use good power supply isolation practices. Figure 9 illustrates a typical filtering scheme. 0.01 to 0.1  $\mu F$  ceramic chip capacitors are located close to the VDD pins to provide a short and low impedance AC path to ground. A 1 to 10  $\mu F$  ceramic or tantalum capacitor is located in the general vicinity of this device and may be shared with other devices. An acceptable alternative power supply configuration is shown in Figure 10.

Figure 9. Power Supply Filtering





Figure 10. Alternative Power Supply Filtering




#### **Termination for LVPECL Output**

The CY2XP311 implements its LVPECL driver with a current steering design. For proper operation, it requires a 50 ohm dc termination on each of the two output signals. For 3.3 V operation, this data sheet specifies output levels for termination to  $V_{DD}\!-\!2.0$  V. This same termination voltage can also be used for  $V_{DD}\!=\!2.5$  V operation, or it can be terminated to  $V_{DD}\!-\!1.5$  V. Note that it is also possible to terminate with 50 ohms to ground

 $(V_{SS})$ , but the high and low signal levels differ from the data sheet values. Termination resistors are best located close to the destination device. To avoid reflections, trace characteristic impedance ( $Z_0$ ) should match the termination impedance. Figure 11 shows a standard termination scheme.


Figure 11. LVPECL Output Termination



#### **Crystal Input Interface**

The CY2XP311 is characterized with 18 pF parallel resonant crystals. The capacitor values shown in Figure 12 are determined using a 25 MHz 18 pF parallel resonant crystal and are chosen to minimize the ppm error. Note that the optimal values for C1 and C2 depend on the parasitic trace capacitance and are therefore layout dependent.

Figure 12. Crystal Input Interface






# **Ordering Information**


Part Number	Package Type	Product Flow
CY2XP311ZXC	8-Pin TSSOP	Commercial, 0 °C to 70 °C
CY2XP311ZXCT	8-Pin TSSOP - Tape and Reel	Commercial, 0 °C to 70 °C
CY2XP311ZXI	8-Pin TSSOP	Industrial, –40 °C to 85 °C
CY2XP311ZXIT	8-Pin TSSOP - Tape and Reel	Industrial, –40 °C to 85 °C

#### **Ordering Code Definitions**



# **Package Drawing and Dimensions**


Figure 13. 8-Pin Thin Shrunk Small Outline Package (4.40 MM Body) Z8




DIMENSIONS IN MM[INCHES] MIN. MAX.

REFERENCE JEDEC MO-153

	PART #
Z08.173	STANDARD PKG.
ZZ08.173	LEAD FREE PKG.





Document #: 001-59931 Rev. \*B



# **Acronyms**

Acronym	Description
CLKOUT	Clock output
CMOS	Complementary metal oxide semiconductor
DPM	Die pick map
EPROM	Erasable programmable read only memory
LVDS	Low-voltage differential signaling
LVPECL	Low voltage positive emitter coupled logic
NTSC	National television system committee
OE	Output enable
PAL	Phase alternate line
PD	Power down
PLL	Phase locked loop
PPM	Parts per million
TTL	Transistor transistor logic

## **Document Conventions**

## **Units of Measures**

Symbol	Unit of Measure
°C	degrees Celsius
kHz	kilohertz
kΩ	kilohms
MHz	megahertz
ΜΩ	megaohms
μΑ	microamperes
μs	microseconds
μV	microvolts
μVrms	microvolts root-mean-square
mA	milliamperes
mm	millimeters
ms	milliseconds
mV	millivolts
nA	nanoamperes
ns	nanoseconds
nV	nanovolts
Ω	ohms



#### **Document History Page**

Document Title: CY2XP311 312.5 MHz LVPECL Clock Generator Document Number: 001-59931				
Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
**	2897143	3/22/2010	KVM	New data sheet
*A	2915328	04/16/2010	KVM	Changed status from Preliminary to Final
*B	3201150	03/21/2011	BASH	Added Ordering Code Definition, Acronyms and Document Conventions. Updated the package diagram.

## Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Wireless/RF

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc

cypress.com/go/plc
Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB

cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2010-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 001-59931 Rev. \*B

Revised March 22, 2011

Page 9 of 9

All products and company names mentioned in this document may be the trademarks of their respective holders.