Features

- Single Voltage Operation
 - 5V Read
 - 5V Reprogramming
- Fast Read Access Time 45 ns
- Internal Program Control and Timer
- 8K bytes Boot Block With Lockout
- Fast Erase Cycle Time 10 seconds
- Byte By Byte Programming 10 μs/Byte
- Hardware Data Protection
- DATA Polling For End Of Program Detection
- Low Power Dissipation
 - 30 mA Active Current
 - 100 µA CMOS Standby Current
- Typical 10,000 Write Cycles

Description

The AT49F010/HF010 are 5-volt-only in-system programmable and erasable Flash Memories. Their 1-megabit of memory is organized as 131,072 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the devices offer access times to 45 ns (HF version) with a power dissipation of just 165 mW over the commercial temperature range. When the device is deselected, the CMOS standby current is less than 100 $\mu\text{A}.$

To allow for simple in-system reprogrammability, the AT49F010/HF010 does not require high input voltages for programming. Five-volt-only commands determine the read and programming operation of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT49F010/HF010 is performed by erasing the entire 1 megabit of memory and then programming on a byte by byte basis. The byte programming time is a fast 50 µs. The end of a program cycle can be optionally detected by the DATA polling feature. Once the end of a byte pro-

A11

A14

NC

A15

Α7

A9 =

A13 🖥

WE NC


vcc ⊈

A16 ☐


A12 H

Pin Configurations

| Pin Name | Function |
|-------------|---------------------|
| A0 - A16 | Addresses |
| CE | Chip Enable |
| ŌE | Output Enable |
| WE | Write Enable |
| 1/00 - 1/07 | Data Inputs/Outputs |
| NC | No Connect |



GND





1-Megabit (128K x 8) 5-volt Only CMOS Flash Memory

AT49F010 AT49HF010

0852AX-5/97






gram cycle has been detected, a new access for a read or program can begin. The typical number of program and erase cycles is in excess of 10,000 cycles.

The optional 8K bytes boot block section includes a reprogramming write lock out feature to provide data integrity. The boot sector is designed to contain user secure code,

Block Diagram



Device Operation

READ: The AT49F010/HF010 is accessed like an EPROM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever CE or OE is high. This dual-line control gives designers flexibility in preventing bus contention.

ERASURE: Before a byte can be reprogrammed, the 128K bytes memory array (or 120K bytes if the boot block featured is used) must be erased. The erased state of the memory bits is a logical "1". The entire device can be erased at one time by using a 6-byte software code. The chip erase code consists of 6-byte load commands to specific address locations with a specific data pattern (please refer to the Chip Erase Cycle Waveforms).

After the chip erase has been initiated, the device will internally time the erase operation so that no external clocks are required. The maximum time needed to erase the whole chip is t_{EC} . If the boot block lockout feature has been enabled, the data in the boot sector will not be erased.

BYTE PROGRAMMING: Once the memory array is erased, the device is programmed (to a logical "0") on a byte-by-byte basis. Please note that a data "0" cannot be programmed back to a "1"; only erase operations can convert "0"s to "1"s. Programming is accomplished via the internal device command register and is a 4 bus cycle operation (please refer to the Command Definitions table). The device will automatically generate the required internal program pulses.

The program cycle has addresses latched on the falling edge of WE or CE, whichever occurs last, and the data latched on the rising edge of WE or CE, whichever occurs first. Programming is completed after the specified t_{BP} cy-

cle time. The DATA polling feature may also be used to indicate the end of a program cycle.

BOOT BLOCK PROGRAMMING LOCKOUT: The device has one designated block that has a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. The size of the block is 8K bytes. This block, referred to as the boot block, can contain secure code that is used to bring up the system. Enabling the lockout feature will allow the boot code to stay in the device while data in the rest of the device is updated. This feature does not have to be activated; the boot block's usage as a write protected region is optional to the user. The address range of the boot block is 00000H to 01FFFH.

Once the feature is enabled, the data in the boot block can no longer be erased or programmed. Data in the main memory block can still be changed through the regular programming method. To activate the lockout feature, a series of six program commands to specific addresses with specific data must be performed. Please refer to the Command Definitions table.

BOOT BLOCK LOCKOUT DETECTION: A software method is available to determine if programming of the boot block section is locked out. When the device is in the software product identification mode (see Software Product Identification Entry and Exit sections) a read from address location 00002H will show if programming the boot block is locked out. If the data on I/O0 is low, the boot block can be programmed; if the data on I/O0 is high, the program lockout feature has been activated and the block cannot be programmed. The software product identification code should be used to return to standard operation.

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

DATA POLLING: The AT49F010/HF010 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT49F010/HF010 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT49F010/HF010 in the following ways: (a) V_{CC} sense: if V_{CC} is below 3.8V (typical), the program function is inhibited. (b) Program inhibit: holding any one of OE low, CE high or WE high inhibits program cycles. (c) Noise filter: Pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a program cycle.

Command Definition (in Hex)

| Command Sequence | Bus Cycles | 1st l Cy | Bus cle | 2nd Cy | | 3rd Cy | | 4th Cy | Bus cle | 5th Cy | | 6th I Cy | Bus cle |
|--------------------------------------|---------------|-------------|------------------|-----------|------|--------|------|-----------|------------|--------|------|-------------|------------|
| | | Addr | Data | Addr | Data | Addr | Data | Addr | Data | Addr | Data | Addr | Data |
| Read | 1 | Addr | D _{OUT} | | | | | | | | | | |
| Chip Erase | 6 | 5555 | AA | 2AAA | 55 | 5555 | 80 | 5555 | AA | 2AAA | 55 | 5555 | 10 |
| Byte Program | 4 | 5555 | AA | 2AAA | 55 | 5555 | A0 | Addr | DIN | | | | |
| Boot Block Lockout ⁽¹⁾ | 6 | 5555 | AA | 2AAA | 55 | 5555 | 80 | 5555 | AA | 2AAA | 55 | 5555 | 40 |
| Product ID Entry | 3 | 5555 | AA | 2AAA | 55 | 5555 | 90 | | | | | | |
| Product ID Exit ⁽²⁾ | 3 | 5555 | AA | 2AAA | 55 | 5555 | F0 | | | | | | |
| Product ID Exit ⁽²⁾ | 1 | XXXX | F0 | | | | | | | | | | |

Notes: 1. The 8K byte boot sector has the address range 00000H to 01FFFH.

Absolute Maximum Ratings*

| Temperature Under Bias55°C to +1 | 25°C |
|---|-------|
| Storage Temperature65°C to +1 | 50°C |
| All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6 | 6.25V |
| All Output Voltages with Respect to Ground0.6V to V _{CC} + | 0.6V |
| Voltage on OE with Respect to Ground0.6V to +1 | 13.5V |

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



^{2.} Either one of the Product ID exit commands can be used.



DC and AC Operating Range

| | | AT49HF010-45 | AT49HF010-55 | AT49F010-70 | AT49F010-90 | AT49F010-12 |
|--------------------|------|--------------|--------------|--------------|--------------|--------------|
| Operating | Com. | 0°C - 70°C |
| Temperature (Case) | Ind. | -40°C - 85°C |
| Vcc Power Supply | | 5V ± 10% |

Operating Modes

| Mode | CE | ŌE | WE | Ai | 1/0 |
|------------------------|-----|------------------|-----|---|-----------------------|
| Read | VIL | VIL | ViH | Ai | Dout |
| Program (2) | VIL | VIH | VIL | Ai | DIN |
| Standby/Write Inhibit | ViH | X ⁽¹⁾ | Χ | Χ | High Z |
| Program Inhibit | Χ | Χ | VIH | | |
| Program Inhibit | Χ | VIL | Χ | | |
| Output Disable | Χ | VIH | Χ | | High Z |
| Product Identification | | | | | |
| Hordwara | V | V | Var | A1 - A16 = V _{IL} , A9 = V _H , ⁽³⁾ A0 = V _{IL} | Manufacturer Code (4) |
| Hardware | VIL | VIL | VIH | A1 - A16 = V _{IL} , A9 = V _H , ⁽³⁾ A0 = V _{IH} | Device Code (4) |
| Software (5) | | | | A0 = V _{IL} , A1 - A16 = V _{IL} | Manufacturer Code (4) |
| Software (9) | | | | A0 = V _{IH} , A1 - A16 = V _{IL} | Device Code (4) |

Notes: 1. X can be V_{IL} or V_{IH} .

2. Refer to AC Programming Waveforms.

3. $V_H = 12.0V \pm 0.5V$.

- 4. Manufacturer Code: 1FH, Device Code: 17H
- 5. See details under Software Product Identification Entry/Exit.

DC Characteristics


| Symbol | Parameter | Condition | | Min | Max | Units |
|------------------|-------------------------------------|---|------|-----|-----|-------|
| ILI | Input Load Current | $V_{IN} = 0V$ to V_{CC} | | | 10 | μΑ |
| ILO | Output Leakage Current | $V_{I/O} = 0V$ to V_{CC} | | | 10 | μΑ |
| lona | Voc Standby Current CMOS | $\overline{CE} = V_{CC} - 0.3V$ to V_{CC} | Com. | | 100 | μΑ |
| ISB1 | Vcc Standby Current CMOS | CE = VCC - 0.3V to VCC | Ind. | | 300 | μΑ |
| I _{SB2} | V _{CC} Standby Current TTL | $\overline{\text{CE}}$ = 2.0V to V _{CC} | | | 3 | mA |
| Icc (1) | Man Antina Commant | £ 5 MH = 1 = 1 = 0 = 0 | Com. | | 30 | mA |
| ICC (1) | Vcc Active Current | $f = 5 \text{ MHz}$; $I_{OUT} = 0 \text{ mA}$ | Ind. | | 40 | mA |
| VIL | Input Low Voltage | | | | 0.8 | V |
| VIH | Input High Voltage | | | 2.0 | | V |
| VoL | Output Low Voltage | I _{OL} = 2.1 mA | | | .45 | V |
| V _{OH1} | Output High Voltage | ΙοΗ = -400 μΑ | | 2.4 | | V |
| V _{OH2} | Output High Voltage CMOS | $I_{OH} = -100 \mu\text{A}; V_{CC} = 4.5 \text{V}$ | | 4.2 | | V |

Note: 1. In the erase mode, I_{CC} is 90 mA.

AC Read Characteristics

| | | AT49H | F010-45 | 45 AT49HF010-55 | | AT49F010-70 AT49F010-90 | | AT49F010-12 | | | | |
|------------------------|--|-------|---------|-----------------|-----|-------------------------|-----|-------------|-----|-----|-----|-------|
| Symbol | Parameter | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Units |
| tacc | Address to Output Delay | | 45 | | 55 | | 70 | | 90 | | 120 | ns |
| tce (1) | CE to Output Delay | | 45 | | 55 | | 70 | | 90 | | 120 | ns |
| t _{OE} (2) | OE to Output Delay | | 25 | | 30 | | 35 | 0 | 40 | 0 | 50 | ns |
| t _{DF} (3, 4) | CE or OE to Output Float | 0 | 25 | 0 | 25 | 0 | 25 | 0 | 25 | 0 | 30 | ns |
| tон | Output Hold from OE, CE or Address, whichever occurred first | 0 | | 0 | | 0 | | 0 | | 0 | | ns |


AC Read Waveforms (1, 2, 3, 4)



Notes: 1. $\overline{\text{CE}}$ may be delayed up to t_{ACC} - t_{CE} after the address transition without impact on t_{ACC} .


- 2. OE may be delayed up to t_{CE} t_{OE} after the falling edge of CE without impact on t_{CE} or by t_{ACC} t_{OE} after an address change without impact on t_{ACC}.
- 3. t_{DF} is specified from \overline{OE} or \overline{CE} whichever occurs first $(C_L = 5 \text{ pF})$.
- 4. This parameter is characterized and is not 100% tested.

Input Test Waveforms and Measurement Level



 t_R , $t_F < 5$ ns

Output Test Load



Pin Capacitance $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

| | Тур | Max | Units | Conditions |
|-----------------|-----|-----|-------|----------------|
| C _{IN} | 4 | 6 | pF | $V_{IN} = 0V$ |
| Соит | 8 | 12 | pF | $V_{OUT} = 0V$ |

Note: 1. This parameter is characterized and is not 100% tested.






AC Byte Load Characteristics


| Symbol | Parameter | Min | Max | Units |
|------------------------------------|------------------------------|-----|-----|-------|
| tas, toes | Address, OE Set-up Time | 0 | | ns |
| t _{AH} | Address Hold Time | 50 | | ns |
| tcs | Chip Select Set-up Time | 0 | | ns |
| tch | Chip Select Hold Time | 0 | | ns |
| twp | Write Pulse Width (WE or CE) | 90 | | ns |
| tos | Data Set-up Time | 50 | | ns |
| t _{DH} , t _{OEH} | Data, OE Hold Time | 0 | | ns |
| twph | Write Pulse Width High | 90 | | ns |

AC Byte Load Waveforms

WE Controlled




CE Controlled




Program Cycle Characteristics

| Symbol | Parameter | Min | Тур | Max | Units |
|-----------------|------------------------|-----|-----|-----|---------|
| t _{BP} | Byte Programming Time | | 10 | 50 | μs |
| tas | Address Set-up Time | 0 | | | ns |
| t _{AH} | Address Hold Time | 50 | | | ns |
| tos | Data Set-up Time | 50 | | | ns |
| tDH | Data Hold Time | 0 | | | ns |
| twp | Write Pulse Width | 90 | | | ns |
| twpH | Write Pulse Width High | 90 | | | ns |
| tEC | Erase Cycle Time | | | 10 | seconds |

Program Cycle Waveforms



Chip Erase Cycle Waveforms



Note: \overline{OE} must be high only when \overline{WE} and \overline{CE} are both low.






Data Polling Characteristics (1)

| Symbol | Parameter | Min | Тур | Max | Units |
|--------|------------------------|-----|-----|-----|-------|
| tDH | Data Hold Time | 10 | | | ns |
| toeh | OE Hold Time | 10 | | | ns |
| toe | OE to Output Delay (2) | | | | ns |
| twR | Write Recovery Time | 0 | | | ns |

Notes: 1. These parameters are characterized and not 100% tested.

2. See toe spec in AC Read Characteristics.

Data Polling Waveforms




Toggle Bit Characteristics (1)

| Symbol | Parameter | Min | Тур | Max | Units |
|-----------------|------------------------|-----|-----|-----|-------|
| t _{DH} | Data Hold Time | 10 | | | ns |
| toeh | OE Hold Time | 10 | | | ns |
| toE | OE to Output Delay (2) | | | | ns |
| toehp | OE High Pulse | 150 | | | ns |
| twR | Write Recovery Time | 0 | | | ns |

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in AC Read Characteristics.

Toggle Bit Waveforms (1, 2, 3)




Notes: 1. Toggling either \overline{OE} or \overline{CE} or both \overline{OE} and \overline{CE} will operate toggle bit. The t_{OEHP} specification must be met by the toggling input(s).


- 2. Beginning and ending state of I/O6 will vary.
- 3. Any address location may be used but the address should not vary.


8

Software Product Identification Entry (1)




Software Product Identification Exit (1)





Boot Block Lockout Feature Enable Algorithm (1)



Notes for boot block lockout feature enable:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- 2. Boot block lockout feature enabled.

Notes for software product identification:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- 2. $A1 A16 = V_{IL}$.
 - Manufacture Code is read for $A0 = V_{IL}$; Device Code is read for A0 = V_{IH}.
- 3. The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- 5. Manufacturer Code: 1FH Device Code: 17H





Ordering Information (1)

| t _{ACC} (ns) | I _{CC} (mA) | | Oudovina Codo | Dealerne | Owenetica Benne |
|--------------------------|----------------------|---------|--|--------------------|------------------------------|
| | Active | Standby | Ordering Code | Package | Operation Range |
| 45 | 30 | 0.1 | AT49HF010-45JC AT49HF010-45PC AT49HF010-45TC | 32J 32P6 32T | Commercial (0° to 70°C) |
| | 40 | 0.1 | AT49HF010-45JI AT49HF010-45PI AT49HF010-45TI | 32J 32P6 32T | Industrial (-40° to 85°C) |
| 55 | 30 | 0.1 | AT49HF010-55JC AT49HF010-55PC AT49HF010-55TC | 32J 32P6 32T | Commercial (0° to 70°C) |
| | 40 | 0.1 | AT49HF010-55JI AT49HF010-55PI AT49HF010-55TI | 32J 32P6 32T | Industrial (-40° to 85°C) |
| 70 | 30 | 0.1 | AT49F010-70JC AT49F010-70PC AT49F010-70TC | 32J 32P6 32T | Commercial (0° to 70°C) |
| | 40 | 0.3 | AT49F010-70JI AT49F010-70PI AT49F010-70TI | 32J 32P6 32T | Industrial (-40° to 85°C) |
| 90 | 30 | 0.1 | AT49F010-90JC AT49F010-90PC AT49F010-90TC | 32J 32P6 32T | Commercial (0° to 70°C) |
| | 40 | 0.3 | AT49F010-90JI AT49F010-90PI AT49F010-90TI | 32J 32P6 32T | Industrial (-40° to 85°C) |
| 120 | 30 | 0.1 | AT49F010-12JC AT49F010-12PC AT49F010-12TC | 32J 32P6 32T | Commercial (0° to 70°C) |
| | 40 | 0.3 | AT49F010-12JI AT49F010-12PI AT49F010-12TI | 32J 32P6 32T | Industrial (-40° to 85°C) |

Note: 1. The AT49F010/HF010 has as optional boot block feature. The part number shown in the Ordering Information table is for devices with the boot block in the lower address range (i.e., 00000H to 01FFFH). Users requiring the boot block to be in the higher address range should contact Atmel.

| Package Type | | | | |
|--------------|--|--|--|--|
| 32J | 32 Lead, Plastic, J-Leaded Chip Carrier Package (PLCC) | | | |
| 32P6 | 32 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP) | | | |
| 32T | 32 Lead, Thin Small Outline Package (TSOP) | | | |