

ALL RIGHTS RESERVED. NO PORTION OF THIS PUBLICATION, WHETHER IN WHOLE OR IN PART CAN BE REPRODUCED WITHOUT THE EXPRESS WRITTEN CONSENT OF SPC TECHNOLOGY.

SPC-F005.DWG

	REVISIONS				DOC. NO. SPC-F005 * Effective: 7/8/02 * DCP No: 139							
DCP #	REV	REV DESCRIPTION		RAWN DATE CHECKD DATE		DATE	APPRVD DATE					
1262	Α	RELEASED	но	9/5/02	JWM	9/5/02	DJC	9/6/06				

Description: A PN Unijunction Transistor designed for use in pulse and timing circuits, sensing circuits, and thyristor trigger circuits.

Electrical Characteristics: (T_A = +25°C Unless otherwise specified)

Parameter	Symbol	Test	Conditions	Min	Тур	Max	Unit
OFF Characteristics							
Intrinsic Standoff Ratio		V _{B2B1} =	= 10V, Note 3	0.56	-	0.75	-
Interbase Resistance	r _{BB}	V _{B2B1} =	= 3V, I _E =0	4.7	7.0	9.1	k Ohms
Interbase Resistance Temperature Coefficient				0.1	-	0.9	%/*C
Emitter Saturation Voltage	V _{EB1(sat)}	V _{B2B1} =	= 10V, I _E = 50mA, Note 4	-	3.5	-	٧
Modulated Interbase Current	B2(mod)	V _{B2B1} =	= 10V, I _E = 50mA	-	15	-	mA
Emitter Reverse Current	I _{EB20}	V _{B2E} =	30V, I _{B1} = 0	-	0.005	12	μA
Peak Point Emitter Current	l _P	V _{B2B1} =	= 25V	-	1	5	μA
Valley Point Current	l _v	V _{B2B1} =	= 20V, R _{B2} = 100 Ohms	4	6	-	mA
Base—One Peak Pulse Voltage	V _{OB1}			3	5	-	V



- low peak point current: 2μA (Max.)
- Low emitter reverse current: 200nA (Max.)
- Passivated surface for reliability and uniformity

ABSOLUTE MAXIMUM RATINGS: ($T_A = 25^{\circ}C$ Unless otherwise specified) – Power Dissipation (Note 1) P_D : 300 mW

- RMS Emitter Current I_{E(RMS)}: 50mA

- Peak Pulse Emitter Current (Note 2), i_E: 2 Amps
 Emitter Reverse Voltage V_{B2E}: 30 Volts
 Interbase Voltage V_{B2B}: 35 Volts
 Operating Junction Temperature Range T_J: -65°C ~ +125°C
 Storage Temperature Range T_{stg}: -65°C ~ +150°C

	3	2	1									
Dimensions	A	В	С	D	G	Н	J	K	M	N		
Min.	5.31	4.52	4.32	0.41	2.54	0.91	0.71	12.7	45°	1.27		
Max.	5.84	4.95	5.33	0.48] 2.54	1.17	1.22		-	-		

1. EMITTER 2. BASE 1 3. BASE 2

Notes:

- Notes:

 1. Derate 3mW/°C increase in ambient temperature. The total power dissipation (available power to Emitter and Base—Tow) must be limited by the external circuitry.

 2. Capacitor discharge −10µF or less, 30V or less.

 3. Intrinsic standoff ration is defined by the equation: V_P − V_F / V_{B2B1}

 Where: V_P = peak Point Emitter Voltage; V_{B2B1} = Interbase Voltage; V_F = Emitter to Base—One Junction Diode Drop (~0.45V @ 10 µA)

 4. Use pulse techniques: Pulse Width ~ 300µS, Duty Cycle ≤2% to avoid internal heating due to interbase modulation which may result in erroneous readings.

	DICCI AIMED.	TOLERANCES:	DRAWN BT:	DATE:	DRAW	ING IIILE:				
DISCLAIMER: ALL STATEMENTS AND TECHNICAL INFORMATION CONTAINED	UNLESS OTHERWISE	HISHAM ODISH	9/5/02	Transistor, Unijunction, TO—18, PN						
	BELIEVE TO BE ACCURATE AND RELIABLE. SINCE	SPECIFIED, DIMENSIONS ARE FOR REFERENCE PURPOSES ONLY.	CHECKED BY:	DATE:	SIZE	SIZE DWG. NO.			ELECTRONIC FILE	
	CONDITIONS OF USE ARE BEYOND OUR CONTROL, THE USER SHALL DETERMINE THE SUITABILITY OF THE PRODUCT		JEFF MCVICKER	9/5/02	l a l	A 2N2646			35C0693.DWG	
	FOR THE INTENDED USE AND ASSUME ALL RISK AND LIABILITY WHATSOEVER IN CONNECTION THEREWITH.		APPROVED BY:	DATE:			T			
			DANIEL CAREY	9/6/02	SCALE: NTS		U.O.M.: Millimeters		SHEET: 1 OF	- 1