

**4-Mbit (256K words × 16 bit) Static RAM with Error-Correcting Code (ECC)**

**Features**

- High speed
  - $t_{AA} = 10 \text{ ns}$
- Temperature range
  - Automotive-E:  $-40 \text{ }^\circ\text{C}$  to  $125 \text{ }^\circ\text{C}$
  - Automotive-A:  $-40 \text{ }^\circ\text{C}$  to  $85 \text{ }^\circ\text{C}$
- Embedded ECC for single-bit error correction<sup>[1]</sup>
- Low active and standby currents
  - Active current  $I_{CC} = 40\text{-mA}$  typical
  - Standby current  $I_{SB2} = 6\text{-mA}$  typical
- Operating voltage range: 2.2 V to 3.6 V
- 1.0-V data retention
- TTL- compatible inputs and outputs
- Pb-free 48-ball VFBGA and 44-pin TSOP II packages

**Functional Description**


CY7C1041G is a high-performance CMOS fast static RAM automotive part with embedded ECC. This device has a single Chip Enable ( $\overline{CE}$ ) input and is accessed by asserting it LOW.

Data writes are performed by asserting the Write Enable ( $\overline{WE}$ ) input LOW, while providing the data on  $I/O_0$  through  $I/O_{15}$  and the address on  $A_0$  through  $A_{17}$  pins. The Byte High Enable ( $\overline{BHE}$ ) and Byte Low Enable ( $\overline{BLE}$ ) inputs control write operations to the upper and lower bytes of the specified memory location.  $\overline{BHE}$  controls  $I/O_8$  through  $I/O_{15}$  and  $\overline{BLE}$  controls  $I/O_0$  through  $I/O_7$ .

Data reads are performed by asserting the Output Enable ( $\overline{OE}$ ) input and providing the required address on the address lines. Read data is accessible on the  $I/O$  lines ( $I/O_0$  through  $I/O_{15}$ ). Byte accesses can be performed by asserting the required byte enable signal ( $\overline{BHE}$  or  $\overline{BLE}$ ) to read either the upper byte or the lower byte of data from the specified address location.

All  $I/O$ s ( $I/O_0$  through  $I/O_{15}$ ) are placed in a HI-Z state when the device is deselected ( $\overline{CE}$  LOW), or when the control signals are deasserted ( $\overline{OE}$ ,  $\overline{BLE}$ ,  $\overline{BHE}$ ). Refer to the following logic block diagram.

**Logic Block Diagram – CY7C1041G**



**Note**

1. This device does not support automatic write-back on error detection.

**Contents**

<b>Pin Configurations</b> .....	<b>3</b>	<b>Ordering Information</b> .....	<b>13</b>
<b>Product Portfolio</b> .....	<b>3</b>	Ordering Code Definitions .....	13
<b>Maximum Ratings</b> .....	<b>4</b>	<b>Package Diagrams</b> .....	<b>14</b>
<b>Operating Range</b> .....	<b>4</b>	<b>Acronyms</b> .....	<b>16</b>
<b>DC Electrical Characteristics</b> .....	<b>4</b>	<b>Document Conventions</b> .....	<b>16</b>
<b>Capacitance</b> .....	<b>5</b>	Units of Measure .....	16
<b>Thermal Resistance</b> .....	<b>5</b>	<b>Document History Page</b> .....	<b>17</b>
<b>AC Test Loads and Waveforms</b> .....	<b>5</b>	<b>Sales, Solutions, and Legal Information</b> .....	<b>18</b>
<b>Data Retention Characteristics</b> .....	<b>6</b>	Worldwide Sales and Design Support .....	18
<b>Data Retention Waveform</b> .....	<b>6</b>	Products .....	18
<b>AC Switching Characteristics</b> .....	<b>7</b>	PSoC® Solutions .....	18
<b>Switching Waveforms</b> .....	<b>8</b>	Cypress Developer Community .....	18
<b>Truth Table</b> .....	<b>12</b>	Technical Support .....	18

### Pin Configurations

Figure 1. 48-ball VFBGA pinout [2]





Figure 2. 44-pin TSOP II pinout [2]



### Product Portfolio

Product	Range	V <sub>CC</sub> Range (V)	Speed (ns)	Power Dissipation			
				Operating I <sub>CC</sub> , (mA), f = f <sub>max</sub>		Standby, I <sub>SB2</sub> (mA)	
				Typ <sup>[3]</sup>	Max	Typ <sup>[3]</sup>	Max
CY7C1041G	Automotive-E	2.2 V–3.6 V	10	40	50	6	14
	Automotive-A			38	45	6	8

**Notes**

- 2. NC pins are not connected internally to the die.
- 3. Typical values are included for reference only and are not guaranteed or tested.

## Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature ..... -65 °C to +150 °C  
 Ambient temperature with power applied ..... -55 °C to +125 °C  
 Supply voltage on  $V_{CC}$  relative to GND<sup>[4]</sup> ..... -0.5 V to  $V_{CC} + 0.3$  V  
 DC voltage applied to outputs in HI-Z State<sup>[4]</sup> ..... -0.3 V to  $V_{CC} + 0.3$  V

DC input voltage<sup>[4]</sup> ..... -0.3 V to  $V_{CC} + 0.3$  V  
 Current into outputs (in low state) ..... 20 mA  
 Static discharge voltage (MIL-STD-883, Method 3015) ..... > 2001 V  
 Latch-up current ..... > 140 mA

## Operating Range

Grade	Ambient Temperature	$V_{CC}$
Automotive-E	-40 °C to +125 °C	2.2 V to 3.6 V
Automotive-A	-40 °C to +85 °C	2.2 V to 3.6 V

## DC Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Conditions	10 ns (Automotive-E)			10 ns (Automotive-A)			Unit		
			Min	Typ	Max	Min	Typ	Max			
$V_{OH}$	Output HIGH voltage	2.2 V to 2.7 V	$V_{CC} = \text{Min}, I_{OH} = -1.0$ mA		2	-	-	2	-	-	V
		2.7 V to 3.6 V	$V_{CC} = \text{Min}, I_{OH} = -4.0$ mA		2.2	-	-	2.2	-	-	
$V_{OL}$	Output LOW voltage	2.2 V to 2.7 V	$V_{CC} = \text{Min}, I_{OL} = 2$ mA		-	-	0.4	-	-	0.4	V
		2.7 V to 3.6 V	$V_{CC} = \text{Min}, I_{OL} = 8$ mA		-	-	0.4	-	-	0.4	
$V_{IH}$	Input HIGH voltage	2.2 V to 2.7 V	-		2	-	$V_{CC} + 0.3$ <sup>[4]</sup>	2	-	$V_{CC} + 0.3$ <sup>[4]</sup>	V
		2.7 V to 3.6 V	-		2	-	$V_{CC} + 0.3$ <sup>[4]</sup>	2	-	$V_{CC} + 0.3$ <sup>[4]</sup>	
$V_{IL}$	Input LOW voltage	2.2 V to 2.7 V	-		-0.3 <sup>[4]</sup>	-	0.6	-0.3 <sup>[4]</sup>	-	0.6	V
		2.7 V to 3.6 V	-		-0.3 <sup>[4]</sup>	-	0.8	-0.3 <sup>[4]</sup>	-	0.8	
$I_{IX}$	Input leakage current	$GND \leq V_{IN} \leq V_{CC}$		-5	-	+5	-1	-	+1	$\mu$ A	
$I_{OZ}$	Output leakage current	$GND \leq V_{OUT} \leq V_{CC}$ , Output disabled		-5	-	+5	-1	-	+1	$\mu$ A	
$I_{CC}$	Operating supply current	$V_{CC} = 3.6$ V, $I_{OUT} = 0$ mA, CMOS levels	$f = f_{MAX} = 1/t_{RC}$		-	40	50	-	38	45	mA
$I_{SB1}$	Automatic CE power down current – TTL inputs	$V_{CC} = 3.6$ V, $\overline{CE} \geq V_{IH}$ , $V_{IN} \geq V_{IH}$ or $V_{IN} \leq V_{IL}$ , $f = f_{MAX}$		-	-	24	-	-	15	mA	
$I_{SB2}$	Automatic CE power down current – CMOS inputs	$V_{CC} = 3.6$ V, $\overline{CE} \geq V_{CC} - 0.2$ V, $V_{IN} \geq V_{CC} - 0.2$ V or $V_{IN} \leq 0.2$ V, $f = 0$		-	6	14	-	6	8	mA	

### Note

4.  $V_{IL(\text{min})} = -2.0$  V and  $V_{IH(\text{max})} = V_{CC} + 2$  V for pulse durations of less than 2 ns.

### Capacitance


Parameter <sup>[5]</sup>	Description	Test Conditions	All Packages	Unit
C <sub>IN</sub>	Input capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz, V <sub>CC</sub> = V <sub>CC(typ)</sub>	10	pF
C <sub>OUT</sub>	I/O capacitance		10	pF

### Thermal Resistance

Parameter <sup>[5]</sup>	Description	Test Conditions	48-ball VFBGA	44-pin TSOPII	Unit
θ <sub>JA</sub>	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, four layer printed circuit board	30.68	66.82	°C/W
θ <sub>JC</sub>	Thermal resistance (junction to case)		14.83	15.97	°C/W

### AC Test Loads and Waveforms

Figure 3. AC Test Loads and Waveforms <sup>[6]</sup>



Parameters	3.0 V	Unit
R1	317	Ω
R2	351	Ω
V <sub>TH</sub>	1.5	V
V <sub>HIGH</sub>	3	V

**Notes**

- 5. Tested initially and after any design or process change that may affect these parameters.
- 6. Full-device AC operation assumes a 100-μs ramp time from 0 to V<sub>CC(min)</sub> and a 100-μs wait time after V<sub>CC</sub> stabilization.


### Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Automotive-E		Automotive-A		Unit
			Min	Max	Min	Max	
$V_{DR}$	$V_{CC}$ for data retention	–	1	–	1	–	V
$I_{CCDR}$	Data retention current	$V_{CC} = 1.2\text{ V}$ , $\overline{CE} \geq V_{CC} - 0.2\text{ V}$ , $V_{IN} \geq V_{CC} - 0.2\text{ V}$ or $V_{IN} \leq 0.2\text{ V}$	–	14	–	8	mA
$t_{CDR}^{[7]}$	Chip deselect to data retention time	–	0	–	0	–	ns
$t_R^{[7,8]}$	Operation recovery time	$V_{CC} \geq 2.2\text{ V}$	10	–	10	–	ns

### Data Retention Waveform

Figure 4. Data Retention Waveform <sup>[8]</sup>



**Notes**

- 7. These parameters are guaranteed by design.
- 8. Full-device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min.)} \geq 100\ \mu\text{s}$  or stable at  $V_{CC(min.)} \geq 100\ \mu\text{s}$ .

## AC Switching Characteristics

Over the Operating Range


Parameter <sup>[9]</sup>	Description	10 ns (Automotive-A/ Automotive-E)		Unit
		Min	Max	
<b>Read Cycle</b>				
$t_{RC}$	Read cycle time	10	–	ns
$t_{AA}$	Address to data	–	10	ns
$t_{OHA}$	Data	3	–	ns
$t_{ACE}$	$\overline{CE}$ LOW to data <sup>[10]</sup>	–	10	ns
$t_{DOE}$	$\overline{OE}$ LOW to data	–	4.5	ns
$t_{LZOE}$	$\overline{OE}$ LOW to low impedance <sup>[11, 12]</sup>	0	–	ns
$t_{HZOE}$	$\overline{OE}$ HIGH to HI-Z <sup>[11, 12]</sup>	–	5	ns
$t_{LZCE}$	$\overline{CE}$ LOW to low impedance <sup>[10, 11, 12]</sup>	3	–	ns
$t_{HZCE}$	$\overline{CE}$ HIGH to HI-Z <sup>[10, 11, 12]</sup>	–	5	ns
$t_{PU}$	$\overline{CE}$ LOW to power up <sup>[10, 12]</sup>	0	–	ns
$t_{PD}$	$\overline{CE}$ HIGH to power down <sup>[10, 12]</sup>	–	10	ns
$t_{DBE}$	Byte enable to data valid	–	4.5	ns
$t_{LZBE}$	Byte enable to low impedance <sup>[12]</sup>	0	–	ns
$t_{HZBE}$	Byte disable to HI-Z <sup>[12]</sup>	–	6	ns
<b>Write Cycle <sup>[13, 14]</sup></b>				
$t_{WC}$	Write cycle time	10	–	ns
$t_{SCE}$	$\overline{CE}$ LOW to write end <sup>[9]</sup>	7	–	ns
$t_{AW}$	Address setup to write end	7	–	ns
$t_{HA}$	Address hold from write end	0	–	ns
$t_{SA}$	Address setup to write start	0	–	ns
$t_{PWE}$	$\overline{WE}$ pulse width	7	–	ns
$t_{SD}$	Data setup to write end	5	–	ns
$t_{HD}$	Data hold from write end	0	–	ns
$t_{LZWE}$	$\overline{WE}$ HIGH to low impedance <sup>[11, 12]</sup>	3	–	ns
$t_{HZWE}$	$\overline{WE}$ LOW to HI-Z <sup>[11, 12]</sup>	–	5	ns
$t_{BW}$	Byte Enable to write end	7	–	ns

### Notes

- Test conditions assume a signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for  $V_{CC} \geq 3$  V) and  $V_{CC}/2$  (for  $V_{CC} < 3$  V), and input pulse levels of 0 to 3 V (for  $V_{CC} \geq 3$  V) and 0 to  $V_{CC}$  (for  $V_{CC} < 3$  V). Test conditions for the read cycle use output loading shown in part (a) of Figure 3 on page 5, unless specified otherwise.
- For all dual chip enable devices,  $\overline{CE}$  is the logical combination of  $\overline{CE}_1$  and  $\overline{CE}_2$ . When  $\overline{CE}_1$  is LOW and  $\overline{CE}_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW,  $\overline{CE}$  is HIGH.
- $t_{HZOE}$ ,  $t_{HZCE}$ ,  $t_{HZWE}$ ,  $t_{HZBE}$ ,  $t_{LZOE}$ ,  $t_{LZCE}$ ,  $t_{LZWE}$ , and  $t_{LZBE}$  are specified with a load capacitance of 5 pF as in (b) of Figure 3 on page 5. Transition is measured  $\pm 200$  mV from steady state voltage.
- These parameters are guaranteed by design and are not tested.
- The internal write time of the memory is defined by the overlap of  $\overline{WE} = V_{IL}$ ,  $\overline{CE} = V_{IL}$  and  $\overline{BHE}$  or  $\overline{BLE} = V_{IL}$ . These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
- The minimum write cycle pulse width for Write Cycle No. 2 ( $\overline{WE}$  Controlled,  $\overline{OE}$  LOW) should be equal to sum of  $t_{SD}$  and  $t_{HZWE}$ .

### Switching Waveforms

Figure 5. Read Cycle No. 1 of CY7C1041G (Address Transition Controlled) [15, 16]




**Notes**

- 15. The device is continuously selected,  $\overline{OE} = V_{IL}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$  or  $\overline{BLE}$  or both =  $V_{IL}$ .
- 16.  $\overline{WE}$  is HIGH for read cycle.



Switching Waveforms (continued)

Figure 6. Read Cycle No. 2 ( $\overline{\text{OE}}$  Controlled) <sup>[17]</sup>



**Note**  
17. WE is HIGH for read cycle.

Switching Waveforms (continued)

Figure 7. Write Cycle No. 1 ( $\overline{\text{CE}}$  Controlled) [18, 19, 20]





Figure 8. Write Cycle No. 2 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW) [18, 19, 20, 21]



Notes

- 18. Address valid prior to or coincident with  $\overline{\text{CE}}$  LOW transition.
- 19. The internal write time of the memory is defined by the overlap of  $\overline{\text{WE}} = V_{IL}$ ,  $\overline{\text{CE}} = V_{IL}$  and  $\overline{\text{BHE}}$  or  $\overline{\text{BLE}} = V_{IL}$ . These signals must be LOW to initiate a write, and the HIGH transition of any of these signals then terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
- 20. Data I/O is in HI-Z state if  $\overline{\text{CE}} = V_{IH}$ , or  $\overline{\text{OE}} = V_{IH}$  or  $\overline{\text{BHE}}$ , and/or  $\overline{\text{BLE}} = V_{IH}$ .
- 21. The minimum write cycle pulse width should be equal to sum of  $t_{SD}$  and  $t_{HZWE}$ .

Switching Waveforms (continued)

Figure 9. Write Cycle No. 3 ( $\overline{\text{BLE}}$  or  $\overline{\text{BHE}}$  Controlled) [22, 23]





Figure 10. Write Cycle No. 4 ( $\overline{\text{WE}}$  Controlled) [22, 23, 24]



Notes

- 22. The internal write time of the memory is defined by the overlap of  $\overline{\text{WE}} = V_{IL}$ ,  $\overline{\text{CE}} = V_{IL}$  and  $\overline{\text{BHE}}$  or  $\overline{\text{BLE}} = V_{IL}$ . These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
- 23. Data I/O is in HI-Z state if  $\overline{\text{CE}} = V_{IH}$ , or  $\overline{\text{OE}} = V_{IH}$  or  $\overline{\text{BHE}}$ , and/or  $\overline{\text{BLE}} = V_{IH}$ .
- 24. Data I/O is high impedance if  $\overline{\text{OE}} = V_{IH}$ .
- 25. During this period the I/Os are in output state. Do not apply input signals.


**Truth Table**

$\overline{CE}$	$\overline{OE}$	$\overline{WE}$	$\overline{BLE}$	$\overline{BHE}$	I/O <sub>0</sub> -I/O <sub>7</sub>	I/O <sub>8</sub> -I/O <sub>15</sub>	Mode	Power
H	X	X	X	X	HI-Z	HI-Z	Power down	Standby (I <sub>SB</sub> )
L	L	H	L	L	Data out	Data out	Read all bits	Active (I <sub>CC</sub> )
L	L	H	L	H	Data out	HI-Z	Read lower bits only	Active (I <sub>CC</sub> )
L	L	H	H	L	HI-Z	Data out	Read upper bits only	Active (I <sub>CC</sub> )
L	X	L	L	L	Data in	Data in	Write all bits	Active (I <sub>CC</sub> )
L	X	L	L	H	Data in	HI-Z	Write lower bits only	Active (I <sub>CC</sub> )
L	X	L	H	L	HI-Z	Data in	Write upper bits only	Active (I <sub>CC</sub> )
L	H	H	X	X	HI-Z	HI-Z	Selected, outputs disabled	Active (I <sub>CC</sub> )

**Ordering Information**


Speed (ns)	Voltage Range	Ordering Code	Package Diagram	Package Type (all Pb-free)	Operating Range
10	2.2 V–3.6 V	CY7C1041G30-10BAJXE	001-85259	48-ball VFBGA	Automotive-E
	2.2 V–3.6 V	CY7C1041G30-10ZSXE	51-85087	44-pin TSOP II	
	2.2 V–3.6 V	CY7C1041G30-10ZSXA	51-85087	44-pin TSOP II	Automotive-A

**Ordering Code Definitions**



Package Diagrams

Figure 11. 48-ball VFBGA (6 × 8 × 1.2 mm) BA48M/BK48M (0.35 mm Ball Diameter) Package Outline, 001-85259




NOTES :

1. DIMENSIONS ARE IN MILLIMETERS
2. REFERENCE JEDEC STD : MO-216
3. \* 0.32±0.05 FOR RAMTRON DEVICES

001-85259 \*A

Package Diagrams (continued)

Figure 12. 44-pin TSOP Z44-II Package Outline, 51-85087



51-85087 \*E

## Acronyms

Acronym	Description
$\overline{\text{BHE}}$	Byte High Enable
$\overline{\text{BLE}}$	Byte Low Enable
$\overline{\text{CE}}$	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
$\overline{\text{OE}}$	Output Enable
SRAM	Static Random Access Memory
TSOP	Thin Small Outline Package
TTL	Transistor-Transistor Logic
VFBGA	Very Fine-Pitch Ball Grid Array
$\overline{\text{WE}}$	Write Enable

## Document Conventions

### Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
μs	microsecond
mA	milliampere
mm	millimeter
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



**Document History Page**

Document Title: CY7C1041G Automotive, 4-Mbit (256K words × 16 bit) Static RAM with Error-Correcting Code (ECC) Document Number: 001-91255				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*F	4996293	NILE	10/30/2015	Changed status from Preliminary to Final.
*G	5026902	NILE	11/25/2015	Added Automotive-A Temperature Range related information in all instances across the document. Updated <a href="#">Ordering Information</a> : Updated part numbers.

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

#### Products

<a href="#">Automotive</a>	<a href="http://cypress.com/go/automotive">cypress.com/go/automotive</a>
<a href="#">Clocks &amp; Buffers</a>	<a href="http://cypress.com/go/clocks">cypress.com/go/clocks</a>
<a href="#">Interface</a>	<a href="http://cypress.com/go/interface">cypress.com/go/interface</a>
<a href="#">Lighting &amp; Power Control</a>	<a href="http://cypress.com/go/powerpsoc">cypress.com/go/powerpsoc</a>
<a href="#">Memory</a>	<a href="http://cypress.com/go/memory">cypress.com/go/memory</a>
<a href="#">PSoC</a>	<a href="http://cypress.com/go/psoc">cypress.com/go/psoc</a>
<a href="#">Touch Sensing</a>	<a href="http://cypress.com/go/touch">cypress.com/go/touch</a>
<a href="#">USB Controllers</a>	<a href="http://cypress.com/go/USB">cypress.com/go/USB</a>
<a href="#">Wireless/RF</a>	<a href="http://cypress.com/go/wireless">cypress.com/go/wireless</a>

#### PSoC<sup>®</sup> Solutions

[psoc.cypress.com/solutions](http://psoc.cypress.com/solutions)  
[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

#### Cypress Developer Community

[Community](#) | [Forums](#) | [Blogs](#) | [Video](#) | [Training](#)

#### Technical Support

[cypress.com/go/support](http://cypress.com/go/support)

---

© Cypress Semiconductor Corporation, 2014-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.