

# CoreU1LL UTOPIA Level 1 Link-Layer Interface DirectCore

## **Product Summary**

#### **Intended Use**

 Standard UTOPIA Level 1 Interface to any ATM PHY-Layer Device

### **Key Features**

- Standard 8-Bit, 25 MHz UTOPIA Level 1 Link-Layer (Master) Interface Complies with the ATM Forum UTOPIA Specification, Level 1 Version 2.01 (af-phy-0017.000)
- Separate Tx and Rx Clocks and Interface Pins
- Supports Cell-Level Handshake for 53- or 54-byte ATM Cells with Automatic Add/Drop of the UDF2 Field in the ATM Header in 53-byte Mode
- 16-Bit (54-byte) User Interfaces can be Used Directly or Bolt-Up to One of Actel's ATM Cell Buffer Blocks: ATMBUFx

## **Supported Families**

- Fusion
- ProASIC3/E
- ProASIC<sup>PLUS®</sup>
- Axcelerator<sup>®</sup>

#### Core Deliverables

- Netlist Version
  - Compiled RTL Simulation Model Fully Supported in the Actel Libero<sup>®</sup> Integrated Design Environment (IDE)
  - Structural VHDL and Verilog Netlists (with and without I/O Pads) Compatible with Actel Libero

IDE and Industry Standard Synthesis and Simulation Tools

- RTL Version
  - VHDL Source Code
  - Core Synthesis and Simulation Scripts
- Actel-Developed Testbench (VHDL) Fully Supported by Industry-Standard Simulation Tools

### **Design Tools Support**

- Simulation: VITAL-Compliant VHDL and OVI-Compliant Verilog Simulators
- Synthesis: LeonardoSpectrum<sup>TM</sup>, Synplify<sup>®</sup>, Design Compiler<sup>®</sup>, FPGA Compiler<sup>TM</sup>, and FPGA Express<sup>TM</sup>

### **Contents**

General Description	1
Device Requirements	2
UTOPIA Interface	2
User Interface	3
Ordering Information	6
List of Changes	7
Datasheet Categories	7

## **General Description**

CoreU1LL is a UTOPIA Level 1 Link-Layer (Master) interface core that connects directly to any ATM PHY-Layer (Slave) device and user logic (or optional ATM cell buffer blocks) to provide an interface between the PHY-Layer device and a non-standard Link-Layer device or user logic (Figure 1).




Figure 1 • Block Diagram

## **Device Requirements**

CoreU1LL can be implemented in either ProASICPLUS or Axcelerator device families. Table 1 indicates the number of core logic cells required in each technology.

Table 1 • Device Utilization and Performance

	Cells or Tiles		Total Utilization		
Family	Sequential	Combinatorial	Device	Percentage	Performance
Fusion	51	66	AFS060	7.8%	>25 MHz
ProASIC3/E	51	66	A3P060	7.8%	>25 MHz
ProASIC <sup>PLUS</sup>	51	79	APA075	4.2%	>25 MHz
Axcelerator	53	64	AX125	6.0%	>25 MHz

### **UTOPIA** Interface

CoreU1LL implements a standard 8-bit point-to-point PHY-Layer interface that supports cell lengths of either 53 or 54 bytes. If the cell\_size bit is low, a 53-byte cell is transferred and the UDF2 byte is inserted on ingress to, and dropped on egress from, the user interface; otherwise, 54 bytes are transferred. The UTOPIA interface signals are summarized in Table 2.

Table 2 • UTOPIA Interface Signals

Signal	Туре	Description
u1_tx_clk	In	Tx interface clock
u1_tx_clav	In	Active high cell buffer space available
u1_tx_en	Out	Active low data transfer enable
u1_tx_soc	Out	Active high start-of-cell indication
u1_tx_data	Out	8-bit egress data
u1_rx_clk	In	Rx interface clock
u1_rx_clav	In	Active high cell buffer space available
u1_rx_en	Out	Active low data transfer enable
u1_rx_soc	In	Active high start-of-cell indication
u1_rx_data	In	8-bit ingress data

## Tx Interface (Egress)

The process of transferring a cell on the UTOPIA level 1 Tx interface begins with r\_avail. User logic asserts r\_avail high whenever it has a cell available to send. The CoreU1LL waits until the PHY-Layer device indicates that it is ready to receive a cell by asserting u1-tx clay high.

To begin sending cells on the Tx interface, the CoreU1LL asserts u1\_tx\_en low (Figure 2). CoreU1LL simultaneously asserts u1\_tx\_soc and u1\_tx\_data (Figure 2). The core

sends 53 bytes (or 54 bytes) and does not monitor u1\_tx\_clav during cell transfers.




Figure 2 • Tx Start of Cell

If the user interface indicates that there are no more cells to send, or if polling during the current cell transfer indicates that the PHY-Layer device is not ready to accept another cell, the CoreU1LL deselects the physical interface by deasserting u1\_tx\_en after the last word of the transfer (Figure 3).




Figure 3 • Tx Transfer Complete

If the user interface has another cell to send to the PHY-Layer device, and if polling during the current cell indicates that the PHY-Layer device can accept another



cell, the CoreU1LL PHY-Layer device sends cells back-to-back (Figure 4 on page 3).




Figure 4 • Tx Back-to-Back Transfer

### **Rx Interface (Ingress)**

The Rx interface operates in a similar manner to the Tx interface. The PHY-Layer device indicates that it has a cell ready to transfer by asserting u1\_rx\_clav high. Then, the user interface is ready to accept a cell (w\_avail high). The CoreU1LL will initiate a transfer on the Rx interface by asserting u1\_rx\_en low (Figure 5).




Figure 5 • Rx Start of Cell Transfer

The PHY-Layer device then asserts u1\_rx\_soc high, indicating that the first word of the cell transfer is active on the bus. Once a transfer has begun, all 53 or 54 bytes of the cell are transferred without interruption.

If polling during the current transfer indicates that there are no more cells available, or if the CoreU1LL is unable to accept another cell from the PHY-Layer device, the CoreU1LL deselects the physical interface by deasserting u1\_rx\_en after receiving the last byte of the current cell, as illustrated in Figure 6.




Figure 6 • Rx End of Transfer

If the user interface continues to assert w\_avail during the last two bytes of the current cell transfer, and one or more complete ATM cells are ready to be transferred (u1\_rx\_clav is high), the CoreU1LL accepts back-to-back cells, as shown in Figure 7.




Figure 7 • Rx Back-to-Back Transfer

### **User Interface**

The user interface can connect directly to Actel's CoreATMBUF3 cell buffer, an intellectual property core that provides buffering for up to three, 54-byte ATM cells in each direction (Figure 1 on page 1). Alternatively, the designer may connect his/her own cell buffer or user logic function directly to the user interface. The signals associated with the user interface are summarized in Table 3.

*Table 3* • User Interface Signals

Signal	Туре	Description	
reset	In	Active high – resets all registers	
xlate	In	53- / 54-byte cell size control	
w_avail	In	Active high – user ready to receive	
w_phy_act	Out	Active high physical selected	
w_enable	Out	Active high data enable	
w_adr	Out	5-bit word count	
w_data	Out	16-bit data bus	
r_avail	ln	Active high – user ready to send	
r_buf_en	Out	Active high read enable	
r_adr	Out	5-bit word count	
r_data	In	16-bit data bus	

When reset is asserted high, all registers in the CoreU1LL are cleared. They will remain in this state as long as reset is asserted.

If the xlate input is low, the CoreU1LL transfers data to/ from the PHY-Layer device as 53-byte ATM cells. On ingress (Rx), the CoreU1LL will duplicate the fifth byte of the ATM header and insert it as the sixth byte (UDF2) in order to create a standard 54-byte ATM cell on the user

#### **CoreU1LL UTOPIA Level 1 Link-Layer Interface**

"write" interface. Conversely, the CoreU1LL accepts a standard 54-byte cell at the user "read" interface and drops the sixth byte during the transfer to the egress (Tx) interface. If xlate is high, no translation is performed; 54-byte cells are transferred on all interfaces.

The user interface is divided into write (Rx) and read (Tx) interfaces. The control signals and data for the write interface are associated with the u1\_rx\_clk, while control signals and data for the read interface are associated with the u1\_tx\_clk.

Each interface is controlled from the user logic by the w\_avail and r\_avail signals, respectively.

When the cell buffer or user logic is ready to receive or send a cell on either interface, the user must assert x\_avail high. In turn, this causes the CoreU1LL to assert u1\_x\_en to the PHY-Layer device provided that u1\_x\_clav is asserted (high).

#### Write Interface

Whenever the CoreU1LL asserts u1\_rx\_en low, the w\_phy\_act signal is asserted high to indicate that the ingress user interface is active. The w\_enable signal will remain low until the link-layer begins to transfer a cell. Since the CoreU1LL translates from 8-bit data at the UTOPIA interface to 16-bit data at the user interface, w\_enable is asserted for one clock cycle while a data word is valid. W\_adr is incremented on the next rising-edge of u1\_rx\_clk, and then w\_enable is deasserted for one clock cycle (except during insertion of the UDF2 byte, as shown in Figure 8). W\_adr increments from 00 to 1B hex (27 words).




Figure 8 • Write Interface Cell Transfer

Once a complete 54-byte cell has been written to the user interface (w\_adr = 1B hex and w\_enable high), w\_adr will reset to 00 hex, and w\_enable will be deasserted. If either u1\_rx\_clav or w\_avail are deasserted (low), then the CoreU1LL deselects the PHY-Layer device and w\_phy\_act returns low (inactive). On the other hand, if the PHY-Layer device is prepared to send another cell

(u1\_rx\_clav is high) and user logic is able to accept another cell (w\_avail remains high), the w\_phy\_act signal remains active (high), and the CoreU1LL block accepts a back-to-back cell from the PHY-Layer device. The CoreU1LL will wait for the PHY-Layer to assert u1\_rx\_soc and then begins asserting w\_enable during each valid data word and incrementing w\_adr (Figure 8).

### **Read Interface (Egress)**

When r\_avail is asserted high at the user interface and the u1\_tx\_en signal is asserted low by the CoreU1LL, the CoreU1LL begins accepting data on the user interface. Once a cell transfer has begun, the CoreU1LL transfers 27 words of data regardless of the state of r\_avail. The CoreU1LL asserts r\_buf\_en high, expecting to accept data at the r\_data inputs on the next rising-edge of u1\_tx\_clk, as illustrated in Figure 9 on page 4.




Figure 9 • Read Interface Cell Transfer

The CoreU1LL provides r\_adr as a word count (00 to 1B hex) and increments whenever the core accepts data at the r\_data pins. Since the CoreU1LL translates from 16-bit data at the user interface to 8-bit data at the UTOPIA interface, r\_buf\_en is asserted for one clock cycle. Data is accepted on the following rising edge of u1\_tx\_clk, and the r adr is incremented.

Then r\_buf\_en is deasserted for one clock cycle, except after the third data word when xlate is low (53-byte mode), or when a back-to-back read operation is needed in order to get the first payload byte in time.

The cycle is repeated until r\_adr reaches 1B hex and the last two bytes of the ATM cell are sent. At this point r\_adr is reset to 00 hex. If r\_avail indicates that another cell is immediately available, and u1\_tx\_clav remains high, the CoreU1LL will immediately begin sending the next cell (Figure 10 on page 5). Otherwise r\_buf\_en remains low until the CoreU1LL begins to transmit another cell.




Figure 10 • Back-to-Back Read Cell Transfer

#### **CoreU1LL UTOPIA Level 1 Link-Layer Interface**

## **Ordering Information**

Order CoreU1LL through your local Actel sales representative. Use the following numbering convention when ordering: CoreU1LL-XX, where XX is listed in Table 4. All four options include both VHDL and Verilog netlists, testbench source files, and simulation models targeting both ProASICPLUS and Axcelerator device families.

CoreU1LL-XX, where XX is:

*Table 4* • Ordering Codes

XX	Description
EV	Evaluation Version
SN	Netlist for single-use on Actel Devices
AN	Netlist for unlimited use on Actel devices
SR	RTL for single-use on Actel Devices
AR	RTL for unlimited use on Actel devices
UR	RTL for unlimited use and not restricted to Actel devices



## **List of Changes**

The following table lists critical changes that were made in the current version of the document.

<b>Previous Version</b>	Changes in Current Version (v4.0)	Page		
v3.0	The "Supported Families" section was updated to include Fusion.			
	Table 1 was updated to include Fusion data.	2		
v2.0	The "Supported Families" section was updated to include ProASIC3/E.	1		
	Table 1 was updated to include ProASIC3/E data.	2		

## **Datasheet Categories**

In order to provide the latest information to designers, some datasheets are published before data has been fully characterized. Datasheets are designated as "Product Brief," "Advanced," and "Production." The definitions of these categories are as follows:

### **Product Brief**

The product brief is a summarized version of an advanced or production datasheet containing general product information. This brief summarizes specific device and family information for unreleased products.

### **Advanced**

This datasheet version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production.

## **Unmarked (production)**

This datasheet version contains information that is considered to be final.

Actel and the Actel logo are registered trademarks of Actel Corporation.

All other trademarks are the property of their owners.



#### www.actel.com

#### **Actel Corporation**

2061 Stierlin Court Mountain View, CA 94043-4655 USA **Phone** 650.318.4200 **Fax** 650.318.4600

### Actel Europe Ltd.

Dunlop House, Riverside Way Camberley, Surrey GU15 3YL United Kingdom

**Phone** +44 (0) 1276 401 450 **Fax** +44 (0) 1276 401 490

### **Actel Japan**

www.jp.actel.com

EXOS Ebisu Bldg. 4F 1-24-14 Ebisu Shibuya-ku Tokyo 150 Japan

**Phone** +81.03.3445.7671 **Fax** +81.03.3445.7668

## Actel Hong Kong

www.actel.com.cn

Suite 2114, Two Pacific Place 88 Queensway, Admiralty Hong Kong

**Phone** +852 2185 6460 **Fax** +852 2185 6488

## **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Microsemi:
CoreU1LL-AR