

F-46-23-14

[illegible]

The TC55257APL is 262,144 bit static random access memory organized as 32,768 words by 8 bits using CMOS technology, and operated from a single 5V supply. Advanced circuit techniques provide both high speed and low power features with a operating current of 5mA/MHz (Typ.) and minimum cycle time of 85ns. When CE is a logical high, the device is placed in low power standby mode in which standby current is 2 $\mu$ A typically. The TC55257APL has two control inputs. Chip enable (CE) allow for device selection and data retention control, and an output enable input (OE) provides fast memory access. Thus the TC55257APL is suitable for use in various microprocessor application systems where high speed, low power, and battery back up are required. The TC55257APL is offered in both a standard dual-in-line 28 pin plastic package (0.6 inch width) and small-out-line plastic flat package.

## FEATURES

- Low Power Dissipation  
27.5mW/MHz(Typ.) Operating
- Standby Current  
100µA(Max.):  
TC55257APL-85/APL-85  
APL-10/APL-10  
APL-12/APL-12
- 5V Single Power Supply
- Power Down Feature: CE

- Data Retention Supply Voltage: 2.0~5.5V
- Access Time

|                                | TC5629Y APL-85<br>TC5629Y APL-85 | TC5629Y APL-10<br>TC5629Y APL-10 | TC5629Y APL-14<br>TC5629Y APL-14 |
|--------------------------------|----------------------------------|----------------------------------|----------------------------------|
| Access Time(Max.)              | 85ns                             | 100ns                            | 120ns                            |
| Chip Enable Access Time (Max.) | 85ns                             | 100ns                            | 120ns                            |
| Output Enable Time (Max.)      | 45ns                             | 50ns                             | 60ns                             |

- Directly TTL Compatible: All Inputs and Outputs
- Plastic DIP and Plastic FP Package


**PIN CONNECTION (TOP VIEW)**

|      |    |    |      |
|------|----|----|------|
| A16  | 1  | 28 | VDD  |
| A12  | 2  | 27 | R/W  |
| A7   | 3  | 26 | A13  |
| A5   | 4  | 25 | A8   |
| A5   | 5  | 24 | A9   |
| A4   | 6  | 23 | A11  |
| A3   | 7  | 22 | OE   |
| A4   | 8  | 21 | A10  |
| A1   | 9  | 20 | OE   |
| A0   | 10 | 19 | L/O8 |
| I/O1 | 11 | 18 | L/O7 |
| I/O2 | 12 | 17 | L/O6 |
| I/O3 | 13 | 16 | L/O5 |
| GND  | 14 | 15 | L/O4 |

## PIN NAMES

|             |                          |
|-------------|--------------------------|
| A0 ~ A14    | Address Inputs           |
| R/W         | Read/Write Control Input |
| OE          | Output Enable Input      |
| CE          | Chip Enable Input        |
| I/O1 ~ I/O8 | Data Input/Output        |
| VDD         | Power (+5V)              |
| GND         | Ground                   |

## BLOCK DIAGRAM



**OPERATION MODE**

| OPERATION MODE  | $\overline{CE}$ | $\overline{OE}$ | R/W | I/O1 ~ I/O8      | POWER            |
|-----------------|-----------------|-----------------|-----|------------------|------------------|
| Read            | L               | L               | H   | D <sub>OUT</sub> | I <sub>DDO</sub> |
| Write           | L               | *               | L   | D <sub>IN</sub>  | I <sub>DDO</sub> |
| Output Deselect | L               | H               | H   | High-Z           | I <sub>DDO</sub> |
| Standby         | H               | *               | *   | High-Z           | I <sub>DDS</sub> |

\*) H or L

**MAXIMUM RATINGS**

| SYMBOL              | ITEM                     | RATING                      | UNIT     |
|---------------------|--------------------------|-----------------------------|----------|
| V <sub>DD</sub>     | Power Supply Voltage     | -0.3 ~ 7.0                  | V        |
| V <sub>IN</sub>     | Input Voltage            | -0.3* ~ 7.0                 | V        |
| V <sub>I/O</sub>    | Input and Output Voltage | -0.5 ~ V <sub>DD</sub> +0.5 | V        |
| P <sub>D</sub>      | Power Dissipation        | 1.0                         | W        |
| T <sub>solder</sub> | Soldering Temperature    | 260 ± 10                    | °C · sec |
| T <sub>strg</sub>   | Storage Temperature      | -55 ~ 150                   | °C       |
| T <sub>opr</sub>    | Operating Temperature    | 0 ~ 70                      | °C       |

\*) -3.0V at pulse width 50ns

**D.C. RECOMMENDED OPERATING CONDITIONS**

| SYMBOL          | PARAMETER                     | MIN.  | TYP. | MAX.                 | UNIT |
|-----------------|-------------------------------|-------|------|----------------------|------|
| V <sub>DD</sub> | Power Supply Voltage          | 4.5   | 5.0  | 5.5                  | V    |
| V <sub>IH</sub> | Input High Voltage            | 2.2   | -    | V <sub>DD</sub> +0.3 | V    |
| V <sub>IL</sub> | Input Low Voltage             | -0.3* | -    | 0.8                  | V    |
| V <sub>DH</sub> | Data Retention Supply Voltage | 2.0   | -    | 5.5                  | V    |

\*) -3.0V at pulse width 50ns

D.C. and OPERATING CHARACTERISTICS (Ta=0~70°C, VDD=5V±10%)

| SYMBOL | PARAMETER              | TEST CONDITION                                                                    | MIN.              | TYP. | MAX. | UNIT   |
|--------|------------------------|-----------------------------------------------------------------------------------|-------------------|------|------|--------|
| IIL    | Input Leakage Current  | VIN=0~VDD                                                                         | -                 | -    | ±1.0 | μA     |
| IOH    | Output High Current    | VOH=2.4V                                                                          | -1.0              | -    | -    | mA     |
| IOL    | Output Low Current     | VOL=0.4V                                                                          | 4.0               | -    | -    | mA     |
| ILO    | Output Leakage Current | CE=VIH or R/W=VIL or OE=VIH<br>VOUT=0~VDD                                         | -                 | -    | ±1.0 | μA     |
| IDD01  | Operating Current      | VDD=5.5V<br>CE=VIL, R/W=VIH<br>Other Input<br>=VIH/VIL<br>IOUT=0mA                | tcycle=1μs        | -    | 10   | -      |
|        |                        |                                                                                   | tcycle=Min. cycle | -    | -    | 70 mA  |
| IDD02  |                        | VDD=5.5V<br>CE=0.2V,<br>R/W=VDD-0.2V<br>Other Input<br>=VDD-0.2V/0.2V<br>IOUT=0mA | tcycle=1μs        | -    | 5    | -      |
|        |                        |                                                                                   | tcycle=Min. cycle | -    | -    | 60 mA  |
| IDDs1  | Standby Current        | CE=VIH                                                                            | -                 | -    | 3    | mA     |
| IDDs2  | Standby Current        | CE=VDD-0.2V<br>VDD=2.0~5.5V                                                       | Ta=0~70°C         | -    | 2    | 100 μA |

CAPACITANCE (Ta=25°C, f=1MHz)

| SYMBOL | PARAMETER          | TEST CONDITION | MAX. | UNIT |
|--------|--------------------|----------------|------|------|
| CIN    | Input Capacitance  | VIN=GND        | 10   | pF   |
| COUT   | Output Capacitance | VOUT=GND       | 10   | pF   |

Note: This parameter periodically sampled is not 100% tested.

**TC55257APL-85/APL-10/APL-12**  
**TC55257AFL-85/AFL-10/AFL-12**

T-46-23-14

**A.C. CHARACTERISTICS** (Ta=0~70°C, VDD=5V±10%)

**READ CYCLE**

| SYMBOL           | PARAMETER                            | TC55257APL-85<br>TC55257AFL-85 |      | TC55257APL-10<br>TC55257AFL-10 |      | TC55257APL-12<br>TC55257AFL-12 |      | UNIT |
|------------------|--------------------------------------|--------------------------------|------|--------------------------------|------|--------------------------------|------|------|
|                  |                                      | MIN.                           | MAX. | MIN.                           | MAX. | MIN.                           | MAX. |      |
| t <sub>RC</sub>  | Read Cycle Time                      | 85                             | -    | 100                            | -    | 120                            | -    | ns   |
| t <sub>ACC</sub> | Address Access Time                  | -                              | 85   | -                              | 100  | -                              | 120  |      |
| t <sub>CO</sub>  | CE Access Time                       | -                              | 85   | -                              | 100  | -                              | 120  |      |
| t <sub>OE</sub>  | Output Enable to Output in Valid     | -                              | 45   | -                              | 50   | -                              | 60   |      |
| t <sub>COE</sub> | Chip Enable (CE) to Output in Low-Z  | 10                             | -    | 10                             | -    | 10                             | -    |      |
| t <sub>OEE</sub> | Output Enable to Output in Low-Z     | 5                              | -    | 5                              | -    | 5                              | -    |      |
| t <sub>OD</sub>  | Chip Enable (CE) to Output in High-Z | -                              | 30   | -                              | 50   | -                              | 60   |      |
| t <sub>ODO</sub> | Output Enable to Output in High-Z    | -                              | 30   | -                              | 40   | -                              | 50   |      |
| t <sub>OH</sub>  | Output Data Hold Time                | 5                              | -    | 10                             | -    | 10                             | -    |      |

**WRITE CYCLE**


| SYMBOL           | PARAMETER                      | TC55257APL-85<br>TC55257AFL-85 |      | TC55257APL-10<br>TC55257AFL-10 |      | TC55257APL-12<br>TC55257AFL-12 |      | UNIT |
|------------------|--------------------------------|--------------------------------|------|--------------------------------|------|--------------------------------|------|------|
|                  |                                | MIN.                           | MAX. | MIN.                           | MAX. | MIN.                           | MAX. |      |
| t <sub>WC</sub>  | Write Cycle Time               | 85                             | -    | 100                            | -    | 120                            | -    | ns   |
| t <sub>WP</sub>  | Write Pulse Width              | 60                             | -    | 70                             | -    | 80                             | -    |      |
| t <sub>CW</sub>  | Chip Selection to End of Write | 65                             | -    | 90                             | -    | 100                            | -    |      |
| t <sub>AS</sub>  | Address Set up Time            | 0                              | -    | 0                              | -    | 0                              | -    |      |
| t <sub>WR</sub>  | Write Recovery Time            | 5                              | -    | 5                              | -    | 5                              | -    |      |
| t <sub>ODW</sub> | R/W to Output High-Z           | -                              | 30   | -                              | 50   | -                              | 60   |      |
| t <sub>OEW</sub> | R/W to Output Low-Z            | 10                             | -    | 10                             | -    | 10                             | -    |      |
| t <sub>DS</sub>  | Data Set up Time               | 40                             | -    | 40                             | -    | 50                             | -    |      |
| t <sub>DH</sub>  | Data Hold Time                 | 0                              | -    | 0                              | -    | 0                              | -    |      |

**A.C. TEST CONDITIONS**


Output Load : 100pF + 1 TTL Gate  
 Input Pulse Level : 0.6V, 2.4V  
 Timing Measurement: 0.8V, 2.2V  
 Reference Level : 0.8V, 2.2V  
 t<sub>r</sub>, t<sub>f</sub> : 5ns

TIMING WAVEFORMS


READ CYCLE (1)



WRITE CYCLE 1 (4) (R/W Controlled Write)



WRITE CYCLE 2 (4) ( $\overline{CE}$  Controlled Write)



Note: 1. R/W is High for Read Cycle.


2. Assuming that  $\overline{CE}$  low transition occurs coincident with or after R/W Low transition, Outputs remain in a high impedance state.
3. Assuming that  $\overline{CE}$  High transition occurs coincident with or prior to R/W High transition, Outputs remain in a high impedance state.
4. Assuming that  $\overline{OE}$  is High for Write Cycle, Outputs are in high impedance state during this period.

**DATA RETENTION CHARACTERISTICS** ( $T_a=0 \sim 70^\circ\text{C}$ )

| SYMBOL     | PARAMETER                               | MIN.                 | TYP. | MAX. | UNIT          |
|------------|-----------------------------------------|----------------------|------|------|---------------|
| $V_{DH}$   | Data Retention Supply Voltage           | 2.0                  | —    | 5.5  | V             |
| $I_{DDS2}$ | Standby Supply Current                  | $V_{DH}=3.0\text{V}$ | —    | 50   | $\mu\text{A}$ |
|            |                                         | $V_{DH}=5.5\text{V}$ | —    | 100  |               |
| $t_{CDR}$  | Chip Deselection to Data Retention Mode | 0                    | —    | —    | $\mu\text{s}$ |
| $t_R$      | Recovery Time                           | $t_{RC(1)}$          | —    | —    |               |

Note (1): Read Cycle Time.


**$\overline{\text{CE}}$  Controlled Data Retention Mode**



Note (2): If the  $V_{IL}$  of  $\overline{\text{CE}}$  is 2.2V in operation,  $I_{DDS1}$  current flows during the period that the  $V_{DD}$  voltage is going down from 4.5V to 2.4V.


DIP 28 PIN OUTLINE DRAWING (6D28A-P)

Unit in mm



Note: Lead pitch is 2.54 and tolerance is  $\pm 0.25$  against theoretical center of each lead that is obtained on the basis of No.1 and No.28 leads.

MFP 28 PIN OUTLINE DRAWING (F28GA-P)



Note: Lead pitch is 1.27 and tolerance is  $\pm 0.12$  against theoretical center of each lead that is obtained on the basis of No.1 and No.28 leads.