#### TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

# **T6A39**

## COLUMN DRIVER FOR A DOT MATRIX LCD

The T6A39 is an 80-channel-output column driver for an STN dot matrix LCD.

The T6A39 features a 28-V LCD drive voltage and a 4-MHz maximum operating frequency. The T6A39 is able to drive LCD  $\,$ panels with a duty ratio of up to 1/240. It is recommended for use with the T6A40.

: 80

### **Features**

- Display duty application : to 1/240
- LCD drive signal
- Data transfer
- Operating frequency
- LCD drive voltage
- Power supply voltage
- Operating temperature
- LCD drive output resistance :  $1.5 \text{ k}\Omega$  (max) (12.8 V, 1/9 bias)

:4 MHz : 8 to 28 V (max 30 V)

: 1, 2, 4-bit bidirectional

- : 4.5 to 5.5 V
- $\therefore$  -20 to 75°C
- Low power consumption

Weight: 1.60 g (typ.)

: Cascade connection and auto enable transfer functions are available.

QFP100-P-1420-0.65A

### **Block Diagram**



### T6A39

# TOSHIBA

# Pin Assignment

		NC	NC	E101	<5 <5	۲3	۷2	D11	D12	D13	D14	VDD	DIR	DUAL	V <sub>SS</sub>	DF2	DF1	LP	FR	SCP	E I 02	
	/	100	) 99	98	97	96	95	94	93	92	91	90	89	88	87	86	85	84	83	82	81	
01		1	~		•									00	0,	00	00	0.	05	02	80	080
02		2 (	$\bigcirc$																		79	079
03	:	3		1 P	IN IN	IDEX	(														78	078
04	4	4																			77	077
05	:	5																			76	076
06	•	6																			75	075
07		7																			74	074
08	8	3																			73	073
09	9	9																			72	072
010	10	)																			71	071
011	11	1																			70	070
012	12	2																			69	069
013	13	3																			68	068
014	14	1																			67	067
015	15	5								Т	6 A	73	9								66	066
016	16	5								٦)	ГОР	VIEV	V)								65	065
017	17	7																			64	064
018	18	3																			63	063
019	19	)																			62	062
020	20	)																			61	061
O21	21																				60	060
022	22	2																			59	059
023	23	3																			58	058
024	24	ļ																			57	057
025	25	5																			56	056
026	26	;																			55	055
027	27	,																			54	054
O28	28																				53	053
029	29																				52	052
O30	30	24	22	22	~ -	25	26	27	20	22	••										51	051
	~	31	32	33	34	35	36	3/	38	39	40	41	42	43	44	45	46	47	48	49	50	/
		031	032	033	034	035	036	037	038	039	040	041	042	043	044	045	046	047	048	049	050	

# **TOSHIBA**

# **Pin Functions**

Pin Name	1/0	Fur	ictions				Level				
O1 to O80	Output	Output for LCD drive signal					V <sub>DD</sub> to V5				
DI1 to DI4	Input	Input for shift data									
SCP	Input	(Shift Clock Pulse) Input for shift clock pulse									
FR	Input	(Frame) Input for frame signal									
LP	Input	(Latch Pulse) Input for shift clock pulse									
DUAL	Input	(Dual Mode) Terminal for dual input mode or single inp	out mode se	lect							
DIR	Input	(Direction) Input for data flow direction select					V <sub>DD</sub> to V <sub>SS</sub>				
DF1, DF2	Input	(Data Format) Input for selection data format (1-bit, 2-bit, 4-bit)									
		(Input / output for ENABLE signal) At cascade connection of the T6A39, connect output pin to enable pin (input)	DUAL	DIR	EION1	EION2					
	I/O	of next LSI externally.	L	L	OUT	IN					
EIO1, EIO2			L	Н	IN	OUT					
			Н	L	OUT	IN					
			Н	н	OUT	IN					
V <sub>DD</sub>	_	Power supply for internal logic (+5 V)									
V <sub>SS</sub>	_	Power supply for internal logic (0 V)	Power supply for internal logic (0 V)								
V2		Power supply for LCD drive circuit					—				
V3	_	Power supply for LCD drive circuit									
V5	_	Power supply for LCD drive circuit									

# Relation Between FR, Data Input and Output Level

FR	Data Input (DI1 to DI4)	Output Level
L	L	V2
L	Н	V <sub>DD</sub>
Н	L	V3
Н	Н	V5

_
σ
_
_
-
<u> </u>
0
1.
ш.
+
_
_
0
_
_
~
(U)
÷
<b>T</b>
$\mathbf{n}$

C L L			-		DATA	NPUT					DAT	-A FOF	RMAT				
	DUAL	אוט	bits	DI1	DI2	DI3	DI4	Ø	DI1 €	Ø	DI2		Q	DI3 (	Ð		DI4
	_	_		*	*	*	Z		I		Ι			I		080,O	79…02,01
		Т	יי ד ר	Z	*	*	*	01,0	2···O79,O80		Ι			Ι			Ι
	т		110-1	*	*	*	Z		I		Ι			I	0	80,O79	9…042,04
	Т	Т		Z	*	*	Z	01,0	2039,040		Ι			Ι	0	80,O79	9…042,04
		Г		*	*	Z	Z		Ι		I		079,C	7703,01	-	080,07	78…04,02
	Γ	н	יד ה ל	N	N	*	*	01,0	3077,079	02	,04···078,08	0		I			Ι
	Н	Γ	7-71	*	*	Z	N		I		I	-	079,07	7043,04	41 O	80,07{	8…044,04
	н	н		N	N	Z	N	01,0	3037,039	02	,04…038,04	0	079,07	7043,04	41 O	80,07{	8…044,04
Ŧ	Γ	Γ		N	N	Z	Z	077,(	07305,01	07	8, O74…O6, O	2	079,C	7507,03	3 (	O80,07	76…O8,O4
Ŧ	Γ	н	4-bit	N	N	Z	Z	01,0	5073,077	02	,06…074,07	8	03,07	•••075,075	) (	04,08 <sup>.</sup>	···O76,O80
Ŧ	н	Γ		N	N	Z	N	077,0	73…045,04′	1 078	,074…046,0 <sup>,</sup>	42	079,07	5047,04	43 O	)80,07(	3…O48,O4
-	т	т								DONT	USE						
	я н н н н н н н н н н н н н н н н н н н	DF2 DUAL DF2 DUAL H H H H H H H H H H H H H H H H H H H	DF2      DUAL      DIAL        L      L      L        L      L      L        L      H      L        L      H      H        L      H      H        L      H      H        L      H      H        L      H      H        L      H      H        H      H      H        H      H      H        H      H      H        H      H      H        H      H      H        H      H      H	DF2      DUAL      DIAL      DIAL      bits        L      L      L      L      L      H        L      H      H      H      H      H        L      L      L      H      H      H        L      L      H      H      H      H        L      H      H      H      H      H        H      H      H      H      H      H        H      H      H      H      H      H        H      H      H      H      H      H        H      H      H      H      H      H	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	DF2      DUAL      DIA      DIA </td <td>DF2      DUAL      bits      DATAINPUT      DATAINPUT        L      L      L      DI      DI2      DI3      DI3      DI4      O      DI1      DI2        L      L      L      H        N           L      H      H       N      N      N           L      H      L      N      N      N      N       N          L      H      L      N      N      N      N            L      H      L      N      N      N      N           L      H      N      N      N      N      N      N            L      H      L      N      N      N      N      N      N      N      N      N      N      N      N      N<td>DF2      Dual      Dis      Data INPUT      Data INPUT      Data And        L      L      L      H      Di      D</td><td><math display="block"> \begin{array}{ c c c c c c c c c c c c c c c c c c c</math></td><td><math display="block"> \begin{array}{ c c c c c c c c c c c c c c c c c c c</math></td><td>Dratation      Datation      Datation        1<td>Dr      Data INDUT      Data INDUT</td></td></td>	DF2      DUAL      bits      DATAINPUT      DATAINPUT        L      L      L      DI      DI2      DI3      DI3      DI4      O      DI1      DI2        L      L      L      H        N           L      H      H       N      N      N           L      H      L      N      N      N      N       N          L      H      L      N      N      N      N            L      H      L      N      N      N      N           L      H      N      N      N      N      N      N            L      H      L      N      N      N      N      N      N      N      N      N      N      N      N      N <td>DF2      Dual      Dis      Data INPUT      Data INPUT      Data And        L      L      L      H      Di      D</td> <td><math display="block"> \begin{array}{ c c c c c c c c c c c c c c c c c c c</math></td> <td><math display="block"> \begin{array}{ c c c c c c c c c c c c c c c c c c c</math></td> <td>Dratation      Datation      Datation        1<td>Dr      Data INDUT      Data INDUT</td></td>	DF2      Dual      Dis      Data INPUT      Data INPUT      Data And        L      L      L      H      Di      D	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Dratation      Datation      Datation        1 <td>Dr      Data INDUT      Data INDUT</td>	Dr      Data INDUT      Data INDUT

\* Don't Care ©→LAST DATA €→FIRST DATA

# **TOSHIBA**

## **Timing Diagram**

DIR	l = L												
	LP												$\Box$
	SCP		<u>ل</u>			<sup>39</sup> <sup>40</sup>							Ļ
	DI1			X X80		<b>X 1</b> 60			244	X_X560		X (640)	
	DI2			XX79		X X159	163	239	243		3553X	X X639	і ЗС
	DI3			XX78		X X158			242	X X550	8 <b>X</b> 562 <b>X</b>	X (638)	
	DI4			XX77		X 157	(161)	237	241		7 <b>X</b> 561 <b>X</b>	X (637)	Ċ
г <sub>1</sub> s t	EIO1 (IN)	İ	L		<u> </u>		:						ł
s L	EIO2 (OUT)				_÷_		:						:
Γ <sub>2</sub> n d	EIO1 (IN)				_ئ_								
s L	EIO2 (OUT)						Ė				:		
г <sub>3</sub> r d	EIO1 (IN)						ĿТ_				:		:
L S L	EIO2 (OUT)							[	÷_				
Г <sub>8</sub> t h	EIO1 (IN)										<u>гі</u>		
L S ∟I	EIO2 (OUT)												
01	to 080		$\square$			L	ast Line D	ata Output					х <u>́</u>
											1st L	ine Data Outp	ut

# Absolute Maximum Ratings $\begin{pmatrix} Ensure that the Following Conditions are Maintained, \\ V_{CC} \ge V_0 \ge V_2 \ge V_3 \ge V_5 \ge V_{SS}, V_{SS} = 0 V \end{pmatrix}$

Item	Symbol	Pin Name	Rating	Unit
Supply Voltage 1	V <sub>DD</sub>	V <sub>DD</sub>	-0.3 to 7.0	V
Supply Voltage 2	V2	V2	V <sub>DD</sub> - 30 to V <sub>DD</sub> + 0.3	V
Supply Voltage 3	V3	V3	V <sub>DD</sub> - 30 to V <sub>DD</sub> + 0.3	V
Supply Voltage 4	V5	V5	V <sub>DD</sub> - 30 to V <sub>DD</sub> + 0.3	V
Input Voltage	V <sub>IN</sub>	(Note 1)	-0.3 to V <sub>DD</sub> + 0.3	V
Operating Temperature	T <sub>opr</sub>	—	-20 to 75	°C
Storage Temperature	T <sub>stg</sub>	—	-55 to 125	°C

Note 1: SCP, FR, LP, DIR, DF1, DF2, DUAL, DI1 to DI4

#### Electrical Characteristics Dc Characteristics Test Conditions (Unless O

Test Conditions (Unless Otherwise Noted,  $V_{SS} = 0 V$ ,  $V_{DD} = 4.5$  to 5.5 V, V5 = ( $V_{DD} - 23$ ) V ± 10%, Ta = -20 to 75°C )

Iten	n	Symbol	Test Circuit	Test Co	ndition	Min	Тур.	Max	Unit	Pin Name	
Supply Volta	age 1	_	_	-	-	4.5	5.0	5.5	V	V <sub>DD</sub>	
Supply Volta	age 2	V5	_	_	_	V <sub>DD</sub> - 28	V <sub>DD</sub> - 23	V <sub>DD</sub> - 8.0	V	V5	
Input	H Level	VIH	_	T <sub>opr</sub> = −10 to 75	°C (Note2)	V <sub>DD</sub> - 0.8 (Note 3)	_	V <sub>DD</sub>	V	SCP, FR, LP, DIR, EIO1, EIO2, DI1 to	
vollage	L Level	VIL		T <sub>opr</sub> = −10 to 75	°C (Note2)	0	_	0.8 (Note 4)		DI4, DF1, DF2, DUAL	
Output	H Level	V <sub>OH</sub>	_	-	V <sub>DD</sub> - 0.3	_	V <sub>DD</sub>	V	EIO1, EIO2		
vollage	L Level	V <sub>OL</sub>		-	-	0	_	0.3			
Output	H Level	R <sub>OH</sub>	_	$V_{OUT} = V_{DD} - 0$	.5 V	—	_	1.0	ĿО		
(1)	L Level	R <sub>OL</sub>	_	$V_{OUT} = V_{SS} + 0$	.5 V	—	_	1.0	KΩ	EIUT, EIUZ	
	H Level	R <sub>OH</sub>	_	V <sub>OUT</sub> = V <sub>DD</sub> - 0	.5 V (Note 5)	—	_	1.5			
Output Resistance (2)	MLoval	R <sub>OM</sub>		V <sub>OUT</sub> = V2 ± 0.5	V (Note 5)	—		1.5	k0	O1 to $O90$	
	IVI Level	R <sub>OM</sub>	_	V <sub>OUT</sub> = V3 ± 0.5 V (Note 5)		—	_	1.5	K12	0110000	
	L Level	R <sub>OL</sub>	_	V <sub>OUT</sub> = V5 + 0.5	V (Note 5)	—	—	1.5			
Current Consumption		umption		$V_{DD} = 5.5 V$ V5 = -22.5 V $f_{FR} = 35 Hz$	Input Data: every bit inverted	_	1050	1400		7/66	
(1)	(Note 5)	ISS		O1 to O80 : No Load (Note 7)	Input Data: low	_	770	1000	μΑ	v35	
Current Con (2)	sumption (Note 6)	I <sub>SS</sub>	_	As mentioned above (Note 7)	Input Data: every bit inverted	_	260	350	μA	VSS	

Note 2:  $R_L$  = 3 k $\Omega$ ,  $C_L$  = 500 pF

Note 3: V<sub>DD</sub> - 0.7 (T<sub>opr</sub> = -20 to -10°C)

Note 4: 0.7 ( $T_{opr} = -20$  to  $-10^{\circ}C$ )

Note 5: Internal data receiver operating

Note 6: Internal data receiver sleeping

Note 7:  $V_{DD} = 5.0 \text{ V}, V_5 = -7.8 \text{ V}, V_2 = V_{DD} - 2 / 9 (V_{DD} - V_5), V_3 = V_{DD} - 7 / 9 (V_{DD} - V_5)$ 

# **TOSHIBA**

## **AC Characteristics**



#### Test Conditions (V<sub>SS</sub> = 0 V, V<sub>DD</sub> = 4.5 to 5.5 V, V<sub>0</sub> = V<sub>DD</sub>, V<sub>5</sub> = (V<sub>DD</sub> - 23) V $\pm$ 10%, Ta = -20 to 75°C)

ltem	Symbol	Test Condition	Min	Max	Unit
Operating Frequency	t <sub>SCP</sub>	—	_	4.0	MHz
SCP Pulse Width	t <sub>CWH</sub>	_	95	_	
SCP Pulse Width	t <sub>CWL</sub>	—	95	_	
Data Set-up Time	t <sub>DSU</sub>	—	20	—	
Data Hold Time	t <sub>DHD</sub>	—	40	—	
SCP Rise / Fall Time	t <sub>r</sub> , t <sub>f</sub>	—	-	30	
LP Set-up Time	t <sub>LRP</sub>	—	20	_	
LP Hold Time	t <sub>LFP</sub>	—	40	_	
LP Pulse Width	t <sub>LW</sub>	—	40	_	
SCP-Rise-to-LP-Rise Time	t <sub>SL</sub>	—	10	—	ns
LP-Fall-to-SCP-Fall Time	t <sub>LS</sub>	—	10	—	
EIO IN Set-up Time	t <sub>EIRP</sub>	—	20	—	
EIO IN Hold Time	t <sub>EIFP</sub>	—	40	_	
EIO IN Pulse Width	t <sub>EIW</sub>	—	40	—	
SCP-Rise-to-EIO-Rise Time	t <sub>SE</sub>	(Note 8)	10	—	
EIO-Fall-to-SCP-Fall Time	t <sub>ES</sub>	(Note 8)	10	_	
EIO OUT Data Delay Time	t <sub>EOD</sub>	—	_	100	
EIO OUT Hold Time	t <sub>EOH</sub>			95	

Note 8:  $C_L = 10 \text{ pF}$ 

### **Package Dimensions**



Unit: mm



Weight : 1.60g (typ.)

#### **RESTRICTIONS ON PRODUCT USE**

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
  In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.