

1.6V Nanopower Comparators with/without Internal References

FEATURES

- ♦ Second-source for MAX9117-MAX9120
- ◆ Guaranteed to Operate Down to +1.6V
- Ultra-Low Supply Current 350nA - TSM9119/TSM9120 600nA - TSM9117/TSM9118
- ♦ Internal 1.252V ±1.75% Reference
- ◆ Input Voltage Range Extends 200mV Outside-the-Rails
- ♦ No Phase Reversal for Overdriven Inputs
- ♦ Push-pull and Open-Drain Output Versions Available
- ◆ Crowbar-Current-Free Switching
- ♦ Internal Hysteresis for Clean Switching
- ♦ 5-pin SC70 and 8-pin SOIC Packaging

APPLICATIONS


2-Cell Battery Monitoring/Management Medical Instruments Threshold Detectors/Discriminators Sensing at Ground or Supply Line Ultra-Low-Power Systems Mobile Communications Telemetry and Remote Systems


DESCRIPTION

The TSM9117-TSM9120 family of nanopower comparators is electrically and form-factor identical to MAX9117-MAX9120 family analog comparators. Ideally suited for all 2-cell batterymanagement/monitoring applications, these 5-pin analog comparators guarantee operation, draw very little supply current, and have robust input stages that can tolerate input voltages beyond the power supply. The TSM9117 and the TSM9118 draw 600nA of supply current and include an on-board 1.252V ±1.75% reference. comparator-only TSM9119 and the TSM9120 draw a supply current of 350nA.

The TSM9117 and TSM9119's push-pull output drivers were designed to drive 5mA loads from one supply rail to the other supply rail. The TSM9118 and the TSM9120's open-drain output stages make it easy to incorporate these comparators into systems that operate on different supply voltages.

TYPICAL APPLICATION CIRCUIT





PART	INTERNAL REFERENCE	OUTPUT TYPE	SUPPLY CURRENT (nA)	
TSM9117	Yes	Push-Pull	600	
TSM9118	Yes	Open-Drain	600	
TSM9119	No	Push-Pull	350	
TSM9120	No	Open-Drain	350	



ABSOLUTE MAXIMUM RATINGS

Supply Voltage (Vcc to VEE)	+6V
Voltage Inputs (IN+, IN-, REF) (
Output Voltage	
TSM9117/9119(V_{EE} - 0.3V) to $(V_{CC} + 0.3V)$
TSM9118/9120	(VEE - 0.3V) to +6V
Current Into Input Pins	±20mA
Output Current	±50mA
Output Short-Circuit Duration	10s

Continuous Power Dissipation (T _A = +70°C)	
5-Pin SC70 (Derate 2.5mW/°C above +70°C) 200r	mW
8-Pin SOIC (Derate 5.88mW/°C above +70°C) 471r	mW
Operating Temperature Range40°C to +8	5°C
Junction Temperature+15	0°C
Storage Temperature Range65°C to +150	0°C
Lead Temperature (soldering, 10s)+3	300°

Electrical and thermal stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to any absolute maximum rating conditions for extended periods may affect device reliability and lifetime.

PACKAGE/ORDERING INFORMATION

	TOP VIE	W			TOP VI	EW	
ОПТ	1	5 V _{cc}		NC	1	8 NC	
V _{EE} [TSM9117 TSM9118 TSM9119 TSM9120	3		IN- (REF)	TSM91		
IN+ [3	4 IN- (RE	EF)	V _{EE}	4	5 NC	
IN- (REF) P	SC70-5 XK Packa Pin 4 - TSM911	age	nly	IN-	SO-8 SA Paci (REF) Pin 2 -	kage	
ORDER NUMBER	PART MARKING	CARRIER	QUANTITY	ORDER NUMBER	PART MARKING		
TSM9117EXK+	TAA	Tape & Reel		TSM9117ESA+		Tube	97
TSM9117EXK+T	.,	Tape & Reel	3000		TS9117E	. 455	
TSM9118EXK+	TAB	Tape & Reel		TSM9117ESA+T	1001172	Tape	2500
TSM9118EXK+T	TAB	Tape & Reel	3000	13M911/E3A+1		& Reel	
TSM9119EXK+	TAC	Tape & Reel		TCM0420FCA :		Tuba	07
TSM9119EXK+T	TAC	Tape & Reel	3000	TSM9120ESA+	TS9120E	Tube	97
TSM9120EXK+	TAD	Tape & Reel		TSM9120ESA+T	199120E	Tape	2500
TSM9120EXK+T	TAD	Tape & Reel	3000	1 SIVIS 12UESA+1		& Reel	2300

Lead-free Program: Silicon Labs supplies only lead-free packaging.

Consult Silicon Labs for products specified with wider operating temperature ranges.

Page 2 TSM9117/20 Rev. 1.0



ELECTRICAL CHARACTERISTICS: TSM9117 & TSM9118

 V_{CC} = +5V, V_{EE} = 0V, V_{IN+} = V_{REF} , T_A = -40°C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C. See Note 1.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS		
Supply Voltage Range	V _{CC}	Inferred from the	$T_A = +25^{\circ}C$	1.6		5.5	V	
Supply Voltage Range	V CC	PSRR test	$T_A = T_{MIN}$ to T_{MAX}	1.8		5.5	V	
Supply Current		V _{CC} = 1.6V	$T_A = +25^{\circ}C$		0.6	1		
	I _{cc}	$V_{CC} = 5V$	T _A = +25°C		0.68	1.30	μΑ	
	.,	$I_A = I_{MIN}$ to				1.60	.,,	
IN+ Voltage Range	V_{IN+}	Inferred from the output swin		V _{EE} - 0.2		V _{CC} + 0.2	V	
Input Offset Voltage	Vos	(Note 2)	$T_A = +25$ °C $T_A = T_{MIN}$ to T_{MAX}		1	5 10	mV	
Input-Referred Hysteresis	V_{HB}	(Note 3)			4		mV	
Input Bias Current	I _B	$T_A = +25$ °C					nA	
Input Blas Guirent	ıB	$T_A = T_{MIN}$ to T_{MAX}				2		
Power-Supply Rejection Ratio	PSRR	$V_{CC} = 1.6V \text{ to } 5.5V, T_A = +25^{\circ}$			0.1	1	mV/V	
- circi cappi, riojocacii riano		$V_{CC} = 1.8V \text{ to } 5.5V, T_A = T_{MIN}$	to T _{MAX}			1	mV/V	
		TSM9117, V _{CC} = 5V,	T _A = +25°C		190	400		
		I _{SOURCE} = 5mA	$T_A = T_{MIN}$ to T_{MAX}			500		
Output-Voltage Swing High	V _{CC} - V _{OH}	T0M0447	$V_{CC} = 1.6V$,		100	200	mV	
		TSM9117,	$T_A = +25^{\circ}C$ $V_{CC} = 1.8V$,					
		I _{SOURCE} = 1mA	$V_{CC} = 1.8V$, $T_A = T_{MIN}$ to T_{MAX}			300		
			$T_A = +25^{\circ}C$		190	400		
		$V_{CC} = 5V$, $I_{SINK} = 5mA$	$T_A = T_{MIN}$ to T_{MAX}		130	500		
Output-Voltage Swing Low	VoL		$V_{CC} = 1.6V$,					
		I _{SINK} = 1mA	$T_A = +25^{\circ}C$		100	200	mV	
			$V_{CC} = 1.8V$,			000		
		$T_A = T_{MIN}$ to T_{MAX}				300		
Output Leakage Current	I _{LEAK}	TSM9118 only, V ₀ = 5.5V			0.002	1	μΑ	
	I _{sc}	Sourcing, Vo = VEE	$V_{CC} = 5V$		35		mA	
Output Short-Circuit Current			$V_{CC} = 1.6V$		3			
Calput Griori Griodit Garrorit		Sinking, $V_0 = V_{CC}$	$V_{CC} = 5V$		35			
		G	V _{CC} = 1.6V		3			
High-to-Low Propagation Delay	t _{PD} -	$V_{CC} = 1.6V$			16		μs	
(Note 4)		$V_{CC} = 5V$	1 (4 0) (14	-	•	
		TSM9117 only	$V_{CC} = 1.6V$ $V_{CC} = 5V$		15 40		4	
Low-to-High Propagation Delay		-	$V_{CC} = 5V$ $V_{CC} = 1.6V$,	+	40		-	
(Note 4)	t_{PD+}		$V_{CC} = 1.6V$, $R_{PULLUP} = 100k\Omega$		16		μs	
(14010 4)		TSM9118 only	$V_{CC} = 5V$				1	
			$R_{PULLUP} = 100k\Omega$		45			
Rise Time	t _{RISE}	TSM9117 only, C _L = 15pF	1		1.6		μs	
Fall Time	t _{FALL}	C _L = 15pF			0.2		μs	
Power-Up Time	t _{ON}				1.2		ms	
Reference Voltage	V_{REF}	$T_A = +25$ °C		1.230	1.252	1.274	V	
	V REF	$T_A = T_{MIN}$ to T_{MAX}		1.196		1.308	V	
Reference Voltage Temperature Coefficient	TCV_REF				100		ppm/°C	
Reference Output Voltage		BW = 10Hz to 100kHz			1.1		\	
Noise	en	BW = 10Hz to 100kHz, C _{REF} =	= 1nF		0.2		mV_{RMS}	
Reference Line Regulation	$\Delta V_{REF}/\Delta V_{CC}$	$V_{CC} = 1.6V \text{ to } 5.5V$			0.25		mV/V	
Reference Load Regulation	$\Delta V_{REF} / \Delta I_{OUT}$	$\Delta I_{OUT} = 10nA$			±1		mV/nA	



ELECTRICAL CHARACTERISTICS: TSM9119 & TSM9120

 V_{CC} = +5V, V_{EE} = 0V, V_{CM} = 0V, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C. See Note 1.


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
Supply Voltage Range	V _{CC}	Inferred from the	$T_A = +25^{\circ}C$	1.6		5.5	V
Supply Voltage Range	Vcc	PSRR test	$T_A = T_{MIN}$ to T_{MAX}	1.8		5.5	V
		V _{CC} = 1.6V	$T_A = +25^{\circ}C$ 0.35	0.35	0.80		
Supply Current	I _{CC}	$V_{cc} = 5V$	$T_A = +25^{\circ}C$		0.45	0.80	μΑ
		$V_{CC} = 5V$	$T_A = T_{MIN}$ to T_{MAX}			1.20	
Input Common-Mode Voltage Range	V _{CM}	Inferred from the CMRR test		V _{EE} - 0.2		V _{CC} + 0.2	V
Input Offset Voltage	Vos	$-0.2V \le V_{CM} \le (V_{CC}+0.2V)$ (Note 2)	$T_A = +25$ °C $T_A = T_{MIN}$ to T_{MAX}		1	5 10	mV
Input-Referred Hysteresis	V_{HB}	$-0.2V \le V_{CM} \le (V_{CC} + 0.2V)$ (No	te 3)		4		mV
		$T_A = +25^{\circ}C$,		0.15	1	^
Input Bias Current	I _B	$T_A = T_{MIN}$ to T_{MAX}				2	nA
Input Offset Current	I _{os}				75		рА
Power-Supply Rejection Ratio	PSRR	$V_{CC} = 1.6V \text{ to } 5.5V, T_A = +25^{\circ}$	С		0.1	1	mV/V
,,,,		$V_{CC} = 1.8V$ to 5.5V, $T_A = T_{MIN}$ to				1	mV/V
Common-Mode Rejection Ratio	CMRR	$(V_{EE} - 0.2V) \le V_{CM} \le (V_{CC} + 0.2V)$	2V)		0.5	3	mV/V
		TSM9119 only, $V_{CC} = 5V$,	$T_A = +25^{\circ}C$		190	400	
	V _{CC} - V _{OH}	I _{SOURCE} = 5mA	$T_A = T_{MIN}$ to T_{MAX}			500	
Output-Voltage Swing High		TSM9119 only, I _{SOURCE} = 1mA	$V_{CC} = 1.6V,$ $T_A = +25^{\circ}C$		100	200	mV
			$V_{CC} = 1.8V$, $T_A = T_{MIN}$ to T_{MAX}			300	
	V _{OL}	V _{CC} = 5V, I _{SINK} = 5mA	T _A = +25°C		190	400	mV
			$T_A = T_{MIN}$ to T_{MAX}			500	
Output-Voltage Swing Low			$V_{CC} = 1.6V,$ $T_A = +25^{\circ}C$		100	200	
		Isink = 1mA	$V_{CC} = 1.8V$, $T_A = T_{MIN}$ to T_{MAX}			300	
Output Leakage Current	I _{LEAK}	TSM9120 only, $V_0 = 5.5V$	7, 1111, 117,		0.001	1	μA
·			$V_{CC} = 5V$		35		•
Outrout Chart Cincuit Comment		Sourcing, $V_0 = V_{EE}$	$V_{CC} = 1.6V$		3		^
Output Short-Circuit Current	I _{sc}	Cialia a V	$V_{CC} = 5V$		35		mA
		Sinking, $V_0 = V_{CC}$	$V_{CC} = 1.6V$		3		<u> </u>
High-to-Low Propagation Delay		V _{CC} = 1.6V			16		
(Note 4)	t _{PD} -	$V_{CC} = 5V$			14		μs
		TSM9119 only	$V_{CC} = 1.6V$		15		
		13M9119 Only	$V_{CC} = 5V$		40		
Low-to-High Propagation Delay (Note 4)	t _{PD+}	T0140400	$V_{CC} = 1.6V$, $R_{PULLUP} = 100k\Omega$		16		μs
		TSM9120 only	$V_{CC} = 5V$, $R_{PULLUP} = 100k\Omega$		45		
Rise Time	t _{RISE}	TSM9119 only, C _L = 15pF			1.6		μs
Fall Time	t _{FALL}	C _L = 15pF		0.2		μs	
Power-Up Time	t _{ON}				1.2		ms


- Note 1: All specifications are 100% tested at T_A = +25°C. Specification limits over temperature (T_A = T_{MIN} to T_{MAX}) are guaranteed by design, not production tested.
- **Note 2:** V_{OS} is defined as the center of the hysteresis band at the input.
- Note 3: The hysteresis-related trip points are defined by the edges of the hysteresis band, measured with respect to the center of the hysteresis band (i.e., Vos) (See Figure 2).
- Note 4: Specified with an input overdrive (V_{OVERDRIVE}) of 100mV, and load capacitance of C_L = 15pF. V_{OVERDRIVE} is defined above and beyond the offset voltage and hysteresis of the comparator input. For the TSM9117/TSM9118, reference voltage error should also be added.

Page 4 TSM9117/20 Rev. 1.0


TYPICAL PERFORMANCE CHARACTERISTICS


 $V_{CC} = +5V$; $V_{EE} = 0V$; $C_L = 15pF$; $V_{OVERDRIVE} = 100mV$; $T_A = +25^{\circ}C$, unless otherwise noted.







TSM9117/9118 Supply Current vs Temperature













TSM9119/9120 Supply Current vs Output Transition Frequency






TYPICAL PERFORMANCE CHARACTERISTICS

 V_{CC} = +5V; V_{EE} = 0V; C_L = 15pF; $V_{OVERDRIVE}$ = 100mV; T_A = +25°C, unless otherwise noted.







Output Voltage Low

vs. Sink Current and Temperature


TSM9117/9119 Output Voltage High vs Source Current




TSM9117/9119 Output Voltage High vs Source Current and Temperature



Short-Circuit Sink Current vs Temperature




TSM9117/9119 Short-Circuit Source Current vs Temperature





Page 6 TSM9117/20 Rev. 1.0


TYPICAL PERFORMANCE CHARACTERISTICS


 V_{CC} = +5V; V_{EE} = 0V; C_L = 15pF; $V_{OVERDRIVE}$ = 100mV; T_A = +25°C, unless otherwise noted.




















TYPICAL PERFORMANCE CHARACTERISTICS


 $V_{CC} = +5V$; $V_{EE} = 0V$; $C_L = 15pF$; $V_{OVERDRIVE} = 100mV$; $T_A = +25$ °C, unless otherwise noted.















Page 8 TSM9117/20 Rev. 1.0


TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{\text{CC}} = +5 \text{V}; \ V_{\text{EE}} = 0 \text{V}; \ C_{\text{L}} = 15 \text{pF}; \ V_{\text{OVERDRIVE}} = 100 \text{mV}; \ T_{\text{A}} = +25 ^{\circ}\text{C}, \ unless \ otherwise \ noted.$

TSM9118/9120 Propagation Delay (t_{PD-}) vs Pullup Resistance




Propagation Delay (t_{PD-}) at $V_{CC} = +5V$




20µs/DIV

Propagation Delay (t_{PD}) at $V_{CC} = +3V$




TSM9118/9120 Propagation Delay (t_{PD+}) vs Pullup Resistance




 R_{PULLUP} - $k\Omega$

TSM9117/9119 Propagation Delay (t_{PD+}) at $V_{CC} = +5V$



20µs/DIV

TSM9117/9119 Propagation Delay (t_{PD+}) at $V_{CC} = +3V$




20µs/DIV



TYPICAL PERFORMANCE CHARACTERISTICS


 V_{CC} = +5V; V_{EE} = 0V; C_L = 15pF; $V_{OVERDRIVE}$ = 100mV; T_A = +25°C, unless otherwise noted.

V, VEE = 0V, OL = 10p1, VOVERDRIVE = 100111V, TA = 120 O, G111000 O




20µs/DIV

TSM9117/9119




20µs/DIV

TSM9117/9119 10kHz Transient Response at V_{CC} = +1.8V




20µs/DIV

TSM9117/9119 1kHz Transient Response at V_{cc} = +5V



200µs/DIV

Power-Up/Power-Down Transient Response




0.2s/DIV


Page 10 TSM9117/20 Rev. 1.0

PIN FUNCTIONS

TSM9117	/TSM9118	TSM9119	/TSM9120	NAME	FUNCTION
SC70	SO	SC70	SO	NAME	FUNCTION
1	6	1	6	OUT	Comparator Output
2	4	2	4	VEE	Negative Supply Voltage
3	3	3	3	IN+	Comparator Noninverting Input
4	2			REF	1.252V Reference Output and Comparator Inverting Input
5	7	5	7	VCC Positive Supply Voltage	
_	_	4	2	IN- Comparator Inverting Input	
_	1, 5, 8	_	1, 5, 8	NC	No Connection. Not internally connected.

BLOCK DIAGRAMS





DESCRIPTION OF OPERATION

Guaranteed to operate from +1.6V supplies, the TSM9117 and the TSM9118 comparators only draw 600nA supply current, feature a robust input stage that can tolerate input voltages 200mV beyond the power supply rails, and include an on-board +1.252V ±1.75% voltage reference. The comparator-only TSM9119 and the TSM9120 have the same attributes and only draw a supply current of 350nA. To insure clean output switching behavior, all four analog comparators feature 4mV internal hysteresis. The TSM9117 and the TSM9119's push-pull output drivers were designed to minimize supply-current surges while driving ±5mA loads with rail-to-rail output swings. The open-drain output stage TSM9118 and TSM9120 can be connected to supply voltages above Vcc to an absolute maximum of 6V above VEE. Where wired-OR logic connections are needed, their open-drain output stages make it easy to use these analog comparators.

Input Stage Circuitry

The robust design of the analog comparators' input stage can accommodate any differential input voltage from V_{EE} - 0.2V to V_{CC} + 0.2V. Input bias currents are typically ±0.15nA so long as the applied input voltage remains between the supply rails. ESD protection diodes - connected internally to the supply rails - protect comparator inputs against overvoltage conditions. However, if the applied input voltage exceeds either or both supply rails, an increase in input current can occur when these ESD protection diodes start to conduct.



Output Stage Circuitry

Many conventional analog comparators can draw orders of magnitude higher supply current when switching. Because of this behavior, additional power supply bypass capacitance may be required to provide additional charge storage during switching. The design of the TSM9117-TSM9120's rail-to-rail output stage implements a technique that virtually eliminates supply-current surges when output transitions occur. As shown on Page 5 of the Typical Operating Characteristics, the supply-current change as a function of output transition frequency exhibited by this analog comparator family is very small. Material benefits of this attribute to batterypower applications is the increase in operating time and in reducing the size of power-supply filter capacitors.

TSM9117/9118's Internal +1.252V VREF

The TSM9117 and the TSM9118's internal +1.252V voltage reference exhibits a typical temperature coefficient of 100ppm/°C over the full -40°C to +85°C temperature range. An equivalent circuit for the reference section is illustrated in Figure 1. Since the output impedance of the voltage reference is




Figure 1: TSM9117 & TSM9118 Internal V_{REF} Output Equivalent Circuit

 $200k\Omega$, its output can be bypassed with a low-leakage capacitor and is stable with any capacitive load. An external buffer – such as the TS1001 – can be used to buffer the voltage reference output for higher output current drive or to reduce reference output impedance.

APPLICATIONS INFORMATION

Low-Voltage, Low-Power Operation

Designed specifically for low-power applications, the TSM9117–TSM9120 comparators are an excellent choice. Under nominal conditions, approximate operating times for this analog comparator family is illustrated in Table 1 for a number of battery types and their charge capacities.

Internal Hysteresis

As a result of circuit noise or unintended parasitic feedback, many analog comparators often break into

oscillation within their linear region of operation especially when the applied differential input voltage approaches 0V (zero volt). Externally-introduced hysteresis is a well-established technique to stabilizing analog comparator behavior and requires external components. As shown in Figure 2, adding comparator hysteresis creates two trip points: V_{THR} (for the rising input voltage) and V_{THF} (for the falling input voltage). The hysteresis band (V_{HB}) is defined as the voltage difference between the two trip points. When a comparator's input voltages are equal, hysteresis effectively forces one comparator input to move quickly past the other input, moving the input

Table 1: Battery Applications using the TSM9117- TSM9120

BATTERY TYPE	RECHARGEABLE	V _{FRESH} (V)	V _{END-OF-LIFE} (V)	CAPACITY, AA SIZE (mA-h)	TSM9117/TSM9118 OPERATING TIME (hrs)	TSM9119/TSM9120 OPERATING TIME (hrs)
Alkaline (2 Cells)	No	3.0	1.8	2000	2.5 x 10 ⁶	5 x 10 ⁶
Nickel-Cadmium (2 Cells)	Yes	2.4	1.8	750	937,500	1.875 x 10 ⁶
Lithium-Ion (1 Cell)	Yes	3.5	2.7	1000	1.25 x 10 ⁶	2.5 x 10 ⁶
Nickel-Metal- Hydride (2 Cells)	Yes	2.4	1.8	1000	1.25 x 10 ⁶	2.5 x 10 ⁶

Page 12 TSM9117/20 Rev. 1.0

SILICON LABS-

TSM9117-TSM9120

out of the region where oscillation occurs. Figure 2 illustrates the case in which an IN- input is a fixed voltage and an IN+ is varied. If the input signals were reversed, the figure would be the same with an inverted output. To save cost and external pcb area, an internal 4mV hysteresis circuit was added to the TSM9117–TSM9120.

Adding Hysteresis to the TSM9117/TSM9119




Figure 2: TSM9117-TSM9120 Threshold Hysteresis Band




Figure 3: Using Three Resistors Introduces Additional Hysteresis in the TSM9117 & TSM9119.

The TSM9117/TSM9119 exhibit an internal hysteresis band (V_{HYSB}) of 4mV. Additional hysteresis can be generated with three external resistors using positive feedback as shown in Figure 3. Unfortunately, this method also reduces the hysteresis response time. Use the following procedure to calculate resistor values.

Setting R2. As the leakage current at the IN pin is less than 2nA, the current through R2 should be at least 0.2μA to minimize offset voltage errors caused by the input leakage current. The current through R2 at the trip point is (V_{REF} - V_{OUT})/R2.
 In solving for R2, there are two formulas – one each for the two possible output states:

 $R2 = V_{REF}/I_{R2}$

or

 $R2 = (V_{CC} - V_{REF})/I_{R2}$

From the results of the two formulae, the smaller of the two resulting resistor values is chosen. For example, when using the TSM9117 (V_{REF} = 1.252V) at a V_{CC} = 3.3V and if I_{R2} = 0.2µA is chosen, then the formulae above produce two resistor values: 6.26M Ω and 10.24M Ω - the 6.2M Ω standard value for R2 is selected.

- 2) Next, the desired hysteresis band (V_{HYSB}) is set. In this example, V_{HYSB} is set to 100mV.
- Resistor R1 is calculated according to the following equation:

$$R1 = R2 x (V_{HYSB}/V_{CC})$$

and substituting the values selected in 1) and 2) above yields:

$$R1 = 6.2M\Omega \times (100mV/3.3V) = 187.88k\Omega$$
.

The $187k\Omega$ standard value for R1 is chosen.

- 4) The trip point for V_{IN} rising (V_{THR}) is chosen such that V_{THR} > V_{REF} x (R1 + R2)/R2 (V_{THF} is the trip point for V_{IN} falling). This is the threshold voltage at which the comparator switches its output from low to high as V_{IN} rises above the trip point. In this example, V_{THR} is set to 3V.
- 5) With the V_{THR} from Step 4 above, resistor R3 is then computed as follows:

$$R3 = 1/[V_{THR}/(V_{REF} \times R1) - (1/R1) - (1/R2)]$$

R3 =
$$1/[3V/(1.252V \times 187kΩ)$$

- $(1/187kΩ)$ - $(1/6.2MΩ)$] = $136.9kΩ$

In this example, a $137k\Omega$, 1% standard value resistor is selected for R3.

6) The last step is to verify the trip voltages and hysteresis band using the standard resistance values:

For VIN rising:

$$V_{THR} = V_{REF} \times R1 [(1/R1) + (1/R2) + (1/R3)]$$

= 3V

and, for V_{IN} falling:

$$V_{THF} = V_{THR} - (R1 \times V_{CC}/R2) = 2.9V$$



and Hysteresis Band = V_{THR} - V_{THF} = 100mV

Adding Hysteresis to the TSM9118/TSM9120

The TSM9118/TSM9120 have a 4mV internal hysteresis band. Both products have open-drain outputs and require an external pullup resistor to $V_{\rm CC}$ as shown in Figure 4. Additional hysteresis can be




Figure 4: Using Four Resistors Introduces Additional Hysteresis in the TSM9118 & TSM9120.

generated using positive feedback; however, the formulae differ slightly from those of the TSM9117/TSM9119. The procedure to calculate the resistor values for the TSM9118/TSM9120 is as follows:

1) As in the previous section, resistor R2 is chosen according to the formulae:

$$R2 = V_{REF}/0.2\mu A$$

or

$$R2 = (V_{CC} - V_{REF})/0.2\mu A - R4$$

where the smaller of the two resulting resistor values is the best starting value.

- 2) As before, the desired hysteresis band (V_{HYSB}) is set to 100mV.
- 3) Next, resistor R1 is then computed according to the following equation:

$$R1 = (R2 + R4) \times (V_{HYSB}/V_{CC})$$

- 4) The trip point for V_{IN} rising (V_{THR}) is chosen (again, remember that V_{THF} is the trip point for V_{IN} falling). This is the threshold voltage at which the comparator switches its output from low to high as V_{IN} rises above the trip point.
- 5) With the V_{THR} from Step 4 above, resistor R3 is computed as follows:

$$R3 = 1/[V_{THR}/(V_{REF} \times R1) - (1/R1) - (1/R2)]$$

 As before, the last step is to verify the trip voltages and hysteresis band with the standard resistor values used in the circuit:

For V_{IN} rising:

 $V_{THR} = V_{REF} \times R1 \times (1/R1+1/R2+1/R3)$

and, for V_{IN} falling:

 $V_{THF} = V_{REF} \times R1 \times [1/R1+1/R3+1/(R2+R4)]$ -[R1/(R2+R4)] \times V_{CC}

and Hysteresis Band is given by V_{THR} - V_{THF}

PC Board Layout and Power-Supply Bypassing

While power-supply bypass capacitors are not typically required, it is good engineering practice to use 0.1µF bypass capacitors close to the device's power supply pins when the power supply impedance is high, the power supply leads are long, or there is excessive noise on the power supply traces. To reduce stray capacitance, it is also good engineering practice to make signal trace lengths as short as possible. Also recommended are a ground plane and surface mount resistors and capacitors.

Page 14 TSM9117/20 Rev. 1.0



A Zero-Crossing Detector

To configure a zero-crossing detector using a TSM9119 is illustrated in Figure 5. In this example, the TSM9119's inverting input is connected to ground and its noninverting input is connected to a 100mV_{P-P} signal source. The TSM9119's output changes state as the signal at the noninverting input crosses 0V.




Figure 5: A Simple Zero-Crossing Detector

A Logic-Level Translator

Logic-level translation between two different voltage systems is easy using the TSM9120 as shown in Figure 6. This application circuit converts 5V logic to




Figure 6: A 5V-to-3V Logic Level Translator


3V logic levels. In this case, the TSM9120 is powered by a +5V system and the external pullup resistor for the TSM9120's open-drain output is connected to a +3V system. This configuration allows the full 5V logic swing without creating overvoltage on the 3V logic inputs. For 3V to 5V logic-level translations, simply interchange the +3V supply voltage connection on the comparator's Vcc and the +5V supply voltage to the external pullup resistor.





PACKAGE OUTLINE DRAWING

5-Pin SC70 Package Outline Drawing

(N.B., Drawings are not to scale)







NOTES:

1 DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.

2 DOES NOT INCLUDE INTER-LEAD FLASH OR PROTRUSIONS.


- 3. DIE IS FACING UP FOR MOLDING. DIE IS FACING DOWN FOR TRIM/FORM.
- 4 ALL SPECIFICATION COMPLY TO JEDEC SPEC MO-203 AA
- 5. CONTROLLING DIMENSIONS IN MILIMITERS.
- 6. ALL SPECIFICATIONS REFER TO JEDEC MO-203 AA
- 7. LEAD SPAN/STAND OFF HEIGHT/COPLANARITY ARE CONSIDERED AS SPECIAL CHARACTERISTIC

Page 16 TSM9117/20 Rev. 1.0

PACKAGE OUTLINE DRAWING

8-Pin SOIC Package Outline Drawing

(N.B., Drawings are not to scale)



Patent Notice

Silicon Labs invests in research and development to help our customers differentiate in the market with innovative low-power, small size, analog-intensive mixed-signal solutions. Silicon Labs' extensive patent portfolio is a testament to our unique approach and world-class engineering team.

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.


Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc.

Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.

Lead span/stand off height/coplanarity are considered as

6.

Special characteristic









Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISOmodem ®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Silicon Laboratories:

<u>TSM9119EXK+T</u> <u>TSM9117EXK+T</u> <u>TSM9120ESA+</u> <u>TSM9118EXK+T</u> <u>TSM9117ESA+T</u> <u>TSM9120EXK+</u> TSM9120EXK+T TSM9120ESA+T TSM9118EXK+ TSM9119EXK+ TSM9117EXK+ TSM9117ESA+