

# SPC560B40x, SPC560B50x SPC560C40x, SPC560C50x

# 32-bit MCU family built on the Power Architecture<sup>®</sup> for automotive body electronics applications

#### Datasheet - production data



### Features

- High-performance 64 MHz e200z0h CPU
  - 32-bit Power Architecture<sup>®</sup> technology
  - Up to 60 DMIPs operation
  - Variable length encoding (VLE)
- Memory
  - Up to 512 KB Code Flash with ECC
  - 64 KB Data Flash with ECC
  - Up to 48 KB SRAM with ECC
  - 8-entry memory protection unit (MPU)
- Interrupts
  - 16 priority levels
  - Non-maskable interrupt (NMI)
  - Up to 34 external interrupts incl. 18 wakeup lines
- GPIO: 45(LQFP64), 75(LQFP100), 123(LQFP144)
- Timer units
  - 6-channel 32-bit periodic interrupt timers
  - 4-channel 32-bit system timer module
  - Software watchdog timer
  - Real-time clock timer
- 16-bit counter time-triggered I/Os
  - Up to 56 channels with PWM/MC/IC/OC
  - ADC diagnostic via CTU
- Communications interface

- Up to 6 FlexCAN interfaces (2.0B active) with 64-message objects each
- Up to 4 LINFlex/UART
- 3 DSPI / I2C
- Single 5 V or 3.3 V supply
- 10-bit analog-to-digital converter (ADC) with up to 36 channels
  - Extendable to 64 channels via external multiplexing
  - Individual conversion registers
  - Cross triggering unit (CTU)
- Dedicated diagnostic module for lighting
  - Advanced PWM generation
  - Time-triggered diagnostic
  - PWM-synchronized ADC measurements
- Clock generation
  - 4 to 16 MHz fast external crystal oscillator (FXOSC)
  - 32 kHz slow external crystal oscillator (SXOSC)
  - 16 MHz fast internal RC oscillator (FIRC)
  - 128 kHz slow internal RC oscillator (SIRC)
  - Software-controlled FMPLL
  - Clock monitor unit (CMU)
- Exhaustive debugging capability
  - Nexus1 on all devices
  - Nexus2+ available on emulation package (LBGA208)
- Low power capabilities
  - Ultra-low power standby with RTC, SRAM and CAN monitoring
  - Fast wakeup schemes
- Operating temp. range up to -40 to 125 °C

#### Table 1. Device summary

Package	Part number								
Fackage	256 KB code I	Flash memory	512 KB code Flash memory						
LQFP144	SPC560B40L5	—	SPC560B50L5	—					
LQFP100	SPC560B40L3	SPC560C40L3	SPC560B50L3	SPC560C50L3					
LQFP64 <sup>(1)</sup>	SPC560B40L1	SPC560C40L1	SPC560B50L1	SPC560C50L1					

1. All LQFP64information is indicative and must be confirmed during silicon validation.

February 2015

DocID14619 Rev 13

This is information on a product in full production.

1/116

# Contents

1	Intro	duction	
	1.1	Docum	ent overview
	1.2	Descrip	btion
2	Bloc	k diagra	ım
3	Pack	age pin	outs and signal descriptions
	3.1	Packag	ge pinouts
	3.2	Pad co	nfiguration during reset phases
	3.3	Voltage	e supply pins
	3.4	Pad typ	bes
	3.5	System	n pins
	3.6	Functio	onal ports
	3.7	Nexus	2+ pins
	3.8	Electric	al characteristics
	3.9	Introdu	ction
	3.10	Parame	eter classification
	3.11	NVUSF	RO register
		3.11.1	NVUSRO[PAD3V5V] field description
		3.11.2	NVUSRO[OSCILLATOR_MARGIN] field description
		3.11.3	NVUSRO[WATCHDOG_EN] field description
	3.12	Absolu	te maximum ratings 41
	3.13	Recom	mended operating conditions 42
	3.14	Therma	al characteristics
		3.14.1	Package thermal characteristics
		3.14.2	Power considerations
	3.15	I/O pad	l electrical characteristics
		3.15.1	I/O pad types
		3.15.2	I/O input DC characteristics
		3.15.3	I/O output DC characteristics
		3.15.4	Output pin transition times
		3.15.5	I/O pad current specification51



3.16	RESET	۲ electrical characteristics 5	7					
3.17	Power	management electrical characteristics	0					
	3.17.1	Voltage regulator electrical characteristics	0					
	3.17.2	Low voltage detector electrical characteristics	5					
3.18	Power	consumption	6					
3.19	Flash r	nemory electrical characteristics6	8					
	3.19.1	Program/Erase characteristics 6	8					
	3.19.2	Flash power supply DC characteristics6	9					
	3.19.3	Start-up/Switch-off timings7	0					
3.20	Electro	magnetic compatibility (EMC) characteristics	0					
	3.20.1	Designing hardened software to avoid noise problems7	0					
	3.20.2	Electromagnetic interference (EMI)7	1					
	3.20.3	Absolute maximum ratings (electrical sensitivity)7	1					
3.21	Fast ex	cternal crystal oscillator (4 to 16 MHz) electrical characteristics 7	2					
3.22	Slow e	xternal crystal oscillator (32 kHz) electrical characteristics 7	5					
3.23	FMPLL	electrical characteristics	7					
3.24	Fast internal RC oscillator (16 MHz) electrical characteristics							
3.25	Slow in	nternal RC oscillator (128 kHz) electrical characteristics	9					
3.26	ADC el	lectrical characteristics	0					
	3.26.1	Introduction	0					
	3.26.2	Input impedance and ADC accuracy8	0					
	3.26.3	ADC electrical characteristics	5					
3.27	On-chi	p peripherals	7					
	3.27.1	Current consumption	7					
	3.27.2	DSPI characteristics8	8					
	3.27.3	Nexus characteristics9	6					
	3.27.4	JTAG characteristics9	8					
Pack	age cha	aracteristics	9					
4.1	ECOP	ACK®	9					
4.2	Packag	ge mechanical data	9					
	4.2.1							
	4.2.2	LQFP100	1					
	4.2.3	LQFP144	2					
	4.2.4	LBGA208	4					



4

DocID14619 Rev 13

5	Ordering information	106
Appendix	A Abbreviations	107
Revision	history	108



# List of tables

Table 1.	Device summary	1
Table 2.	SPC560B40x/50x and SPC560C40x/50x device comparison	9
Table 3.	SPC560B40x/50x and SPC560C40x/50x series block summary	
Table 4.	Voltage supply pin descriptions1	
Table 5.	System pin descriptions	
Table 6.	Functional port pin descriptions	
Table 7.	Nexus 2+ pin descriptions	
Table 8.	Parameter classifications	
Table 9.	PAD3V5V field description	0
Table 10.	OSCILLATOR_MARGIN field description	
Table 11.	WATCHDOG_EN field description	
Table 12.	Absolute maximum ratings	
Table 13.	Recommended operating conditions (3.3 V)	
Table 14.	Recommended operating conditions (5.0 V)	
Table 15.	LQFP thermal characteristics	
Table 16.	I/O input DC electrical characteristics	
Table 17.	I/O pull-up/pull-down DC electrical characteristics	
Table 18.	SLOW configuration output buffer electrical characteristics	
Table 19.	MEDIUM configuration output buffer electrical characteristics	
Table 20.	FAST configuration output buffer electrical characteristics	
Table 21.	Output pin transition times	
Table 22.	I/O supply segment	
Table 23.	I/O consumption	
Table 24.	I/O weight	
Table 25.	Reset electrical characteristics	
Table 26.	Voltage regulator electrical characteristics	
Table 27.	Low voltage detector electrical characteristics	
Table 28.	Power consumption on VDD_BV and VDD_HV	
Table 29.	Program and erase specifications	
Table 30.	Flash module life	
Table 31.	Flash read access timing	
Table 32.	Flash memory power supply DC electrical characteristics	
Table 33.	Start-up time/Switch-off time	
Table 34.	EMI radiated emission measurement	
Table 35.	ESD absolute maximum ratings	
Table 36.	Latch-up results	
Table 37.	Crystal description	
Table 38.	Fast external crystal oscillator (4 to 16 MHz) electrical characteristics	
Table 39.	Crystal motional characteristics	
Table 40.	Slow external crystal oscillator (32 kHz) electrical characteristics	
Table 41.	FMPLL electrical characteristics	
Table 42.	Fast internal RC oscillator (16 MHz) electrical characteristics	
Table 43.	Slow internal RC oscillator (128 kHz) electrical characteristics	
Table 44.	ADC input leakage current	
Table 45.	ADC conversion characteristics	
Table 46.	On-chip peripherals current consumption	
Table 47.	DSPI characteristics	
Table 48.	Nexus characteristics	



	JTAG characteristics	
Table 50.	LQFP64 mechanical data	. 99
	LQFP100 mechanical data	
Table 52.	LQFP144 mechanical data	103
Table 53.	LBGA208 mechanical data	104
Table 54.	Abbreviations	107
Table 55.	Document revision history	108

# List of figures

SPC560B40x/50x and SPC560C40x/50x block diagram	12
LQFP 64-pin configuration	
LQFP 100-pin configuration	16
LQFP 144-pin configuration	17
LBGA208 configuration	18
I/O input DC electrical characteristics definition	47
Start-up reset requirements	58
Noise filtering on reset signal	58
Voltage regulator capacitance connection	
V <sub>DD HV</sub> and V <sub>DD BV</sub> maximum slope	62
V <sub>DD HV</sub> and V <sub>DD BV</sub> supply constraints during STANDBY mode exit	62
Low voltage detector vs reset	65
Crystal oscillator and resonator connection scheme	73
Fast external crystal oscillator (4 to 16 MHz) timing diagram	74
Crystal oscillator and resonator connection scheme	75
Equivalent circuit of a quartz crystal	76
Slow external crystal oscillator (32 kHz) timing diagram.	77
ADC characteristic and error definitions	80
Input equivalent circuit (precise channels)	82
Input equivalent circuit (extended channels)	82
Transient behavior during sampling phase	83
Spectral representation of input signal	
LQFP144 package mechanical drawing 1	
Commercial product code structure 1	06
	LQFP 64-pin configuration LQFP 100-pin configuration LQFP 144-pin configuration LBGA208 configuration I/O input DC electrical characteristics definition Start-up reset requirements Noise filtering on reset signal Voltage regulator capacitance connection V <sub>DD HV</sub> and V <sub>DD BV</sub> maximum slope V <sub>DD HV</sub> and V <sub>DD BV</sub> supply constraints during STANDBY mode exit Low voltage detector vs reset Crystal oscillator and resonator connection scheme Fast external crystal oscillator (4 to 16 MHz) timing diagram. Crystal oscillator and resonator connection scheme Equivalent circuit of a quartz crystal. Slow external crystal oscillator (32 kHz) timing diagram. ADC characteristic and error definitions. Input equivalent circuit (precise channels) Input equivalent circuit (extended channels) Transient behavior during sampling phase. Spectral representation of input signal. DSPI classic SPI timing – master, CPHA = 0. DSPI classic SPI timing – slave, CPHA = 1. DSPI classic SPI timing – slave, CPHA = 1. DSPI nodified transfer format timing – master, CPHA = 1. DSPI modified transfer format timing – master, CPHA = 1. DSPI modified transfer format timing – slave, CPHA = 1. DSPI modified transfer format timing – slave, CPHA = 1. DSPI modified transfer format timing – slave, CPHA = 1. DSPI modified transfer format timing – slave, CPHA = 1. DSPI modified transfer format timing – slave, CPHA = 1. DSPI modified transfer format timing – slave, CPHA = 1. DSPI modified transfer format timing – slave, CPHA = 1. DSPI modified transfer format timing – slave, CPHA = 1. DSPI modified transfer format timing – slave, CPHA = 1. DSPI modified transfer format timing – slave, CPHA = 1. DSPI modified transfer format timing – slave, CPHA = 1. DSPI modified transfer format timing – slave, CPHA = 1. DSPI modified transfer format timing – slave, CPHA = 1. DSPI modified transfer format timing – slave, CPHA = 1. DSPI pOS strobe (PCSS) timing Nexus TDI, TMS, TDO timing, Timing diagram – JTAG boundary scan LQFP140 package me



# 1 Introduction

#### 1.1 Document overview

This document describes the features of the family and options available within the family members, and highlights important electrical and physical characteristics of the device. To ensure a complete understanding of the device functionality, refer also to the device reference manual and errata sheet.

### 1.2 Description

The SPC560B40x/50x and SPC560C40x/50x is a family of next generation microcontrollers built on the Power Architecture embedded category.

The SPC560B40x/50x and SPC560C40x/50x family of 32-bit microcontrollers is the latest achievement in integrated automotive application controllers. It belongs to an expanding family of automotive-focused products designed to address the next wave of body electronics applications within the vehicle. The advanced and cost-efficient host processor core of this automotive controller family complies with the Power Architecture embedded category and only implements the VLE (variable-length encoding) APU, providing improved code density. It operates at speeds of up to 64 MHz and offers high performance processing optimized for low power consumption. It capitalizes on the available development infrastructure of current Power Architecture devices and is supported with software drivers, operating systems and configuration code to assist with users implementations.



						Device						
Feature	SPC560B 40L1	SPC560B 40L3	SPC560B 40L5	SPC560C 40L1	SPC560C 40L3	SPC560B 50L1	SPC560B 50L3	SPC560B 50L5	SPC560C 50L1	SPC560C 50L3	SPC560B 50B2	
CPU			•		•	e200z0h	•					
Execution speed <sup>(2)</sup>		Static – up to 64 MHz										
Code Flash			256 KB					512	2 KB			
Data Flash					64	KB (4 × 16 l	KB)					
RAM		24 KB		32	KB		32 KB			48 KB		
MPU						8-entry						
ADC (10-bit)	12 ch	28 ch	36 ch	8 ch	28 ch	12 ch	28 ch	36 ch	8 ch	28 ch	36 ch	
СТU						Yes						
Total timer I/O <sup>(3)</sup> eMIOS	12 ch, 16-bit	28 ch, 16-bit	56 ch, 16-bit	12 ch, 16-bit	28 ch, 16-bit	12 ch, 16-bit	28 ch, 16-bit	56 ch, 16-bit	12 ch, 16-bit	28 ch, 16-bit	56 ch, 16-bit	
– PWM + MC + IC/OC <sup>(4)</sup>	2 ch	5 ch	10 ch	2 ch	5 ch	2 ch	5 ch	10 ch	2 ch	5 ch	10 ch	
– PWM + IC/OC <sup>(4)</sup>	10 ch	20 ch	40 ch	10 ch	20 ch	10 ch	20 ch	40 ch	10 ch	20 ch	40 ch	
- IC/OC <sup>(4)</sup>	—	3 ch	6 ch	—	3 ch	—	3 ch	6 ch	_	3 ch	6 ch	
SCI (LINFlex)		3 <sup>(5)</sup>	1		1	I	1	4	I			
SPI (DSPI)	2	;	3	2	3	2	;	3	2		3	
CAN (FlexCAN)		2 <sup>(6)</sup>		5	6	3 <sup>(7)</sup>			5 6			
l <sup>2</sup> C						1						
32 kHz oscillator						Yes						
GPIO <sup>(8)</sup>	45	79	123	45	79	45	79	123	45	79	123	

9/116

SPC560B40x/50x, SPC560C40x/50x

Introduction

#### Table 2. SPC560B40x/50x and SPC560C40x/50x device comparison<sup>(1)</sup> (continued)

						Device					
Feature	SPC560B 40L1	SPC560B 40L3	SPC560B 40L5	SPC560C 40L1	SPC560C 40L3	SPC560B 50L1	SPC560B 50L3	SPC560B 50L5	SPC560C 50L1	SPC560C 50L3	SPC560B 50B2
Debug		JTAG							Nexus2+		
Package	LQFP64 <sup>(9)</sup>	LQFP100	LQFP144	LQFP64 <sup>(9)</sup>	LQFP100	LQFP64 <sup>(9)</sup>	LQFP100	LQFP144	LQFP64 <sup>(9)</sup>	LQFP100	LBGA208 (10)

1. Feature set dependent on selected peripheral multiplexing-table shows example implementation.

2. Based on 125 °C ambient operating temperature.

3. See the eMIOS section of the device reference manual for information on the channel configuration and functions.

4. IC - Input Capture; OC - Output Compare; PWM - Pulse Width Modulation; MC - Modulus counter.

5. SCI0, SCI1 and SCI2 are available. SCI3 is not available.

6. CAN0, CAN1 are available. CAN2, CAN3, CAN4 and CAN5 are not available.

7. CAN0, CAN1 and CAN2 are available. CAN3, CAN4 and CAN5 are not available.

8. I/O count based on multiplexing with peripherals.

9. All LQFP64 information is indicative and must be confirmed during silicon validation.

10. LBGA208 available only as development package for Nexus2+.

10/116

# 2 Block diagram

*Figure 1* shows a top-level block diagram of the SPC560B40x/50x and SPC560C40x/50x device series.





Figure 1. SPC560B40x/50x and SPC560C40x/50x block diagram

*Table 3* summarizes the functions of all blocks present in the SPC560B40x/50x and SPC560C40x/50x series of microcontrollers. Please note that the presence and number of blocks vary by device and package.



Block	Function
Analog-to-digital converter (ADC)	Multi-channel, 10-bit analog-to-digital converter
Boot assist module (BAM)	A block of read-only memory containing VLE code which is executed according to the boot mode of the device
Clock monitor unit (CMU)	Monitors clock source (internal and external) integrity
Cross triggering unit (CTU)	Enables synchronization of ADC conversions with a timer event from the eMIOS or from the PIT
Deserial serial peripheral interface (DSPI)	Provides a synchronous serial interface for communication with external devices
Error Correction Status Module (ECSM)	Provides a myriad of miscellaneous control functions for the device including program-visible information about configuration and revision levels, a reset status register, wakeup control for exiting sleep modes, and optional features such as information on memory errors reported by error-correcting codes
Enhanced Direct Memory Access (eDMA)	Performs complex data transfers with minimal intervention from a host processor via "n" programmable channels.
Enhanced modular input output system (eMIOS)	Provides the functionality to generate or measure events
Flash memory	Provides non-volatile storage for program code, constants and variables
FlexCAN (controller area network)	Supports the standard CAN communications protocol
Frequency-modulated phase- locked loop (FMPLL)	Generates high-speed system clocks and supports programmable frequency modulation
Internal multiplexer (IMUX) SIU subblock	Allows flexible mapping of peripheral interface on the different pins of the device
Inter-integrated circuit (I <sup>2</sup> C™) bus	A two wire bidirectional serial bus that provides a simple and efficient method of data exchange between devices
Interrupt controller (INTC)	Provides priority-based preemptive scheduling of interrupt requests
JTAG controller	Provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode
LINFlex controller	Manages a high number of LIN (Local Interconnect Network protocol) messages efficiently with a minimum of CPU load
Clock generation module (MC_CGM)	Provides logic and control required for the generation of system and peripheral clocks
Mode entry module (MC_ME)	Provides a mechanism for controlling the device operational mode and mode transition sequences in all functional states; also manages the power control unit, reset generation module and clock generation module, and holds the configuration, control and status registers accessible for applications
Power control unit (MC_PCU)	Reduces the overall power consumption by disconnecting parts of the device from the power supply via a power switching device; device components are grouped into sections called "power domains" which are controlled by the PCU
Reset generation module (MC_RGM)	Centralizes reset sources and manages the device reset sequence of the device



Table 3. SPC560B40x/	50x and SPC560C40x/50x series block summary (continued)

\_\_\_\_

Block	Function
Memory protection unit (MPU)	Provides hardware access control for all memory references generated in a device
Nexus development interface (NDI)	Provides real-time development support capabilities in compliance with the IEEE-ISTO 5001-2003 standard
Periodic interrupt timer (PIT)	Produces periodic interrupts and triggers
Real-time counter (RTC)	A free running counter used for time keeping applications, the RTC can be configured to generate an interrupt at a predefined interval independent of the mode of operation (run mode or low-power mode)
System integration unit (SIU)	Provides control over all the electrical pad controls and up 32 ports with 16 bits of bidirectional, general-purpose input and output signals and supports up to 32 external interrupts with trigger event configuration
Static random-access memory (SRAM)	Provides storage for program code, constants, and variables
System status configuration module (SSCM)	Provides system configuration and status data (such as memory size and status, device mode and security status), device identification data, debug status port enable and selection, and bus and peripheral abort enable/disable
System timer module (STM)	Provides a set of output compare events to support AUTOSAR (Automotive Open System Architecture) and operating system tasks
Software watchdog timer (SWT)	Provides protection from runaway code
Wakeup unit (WKPU)	The wakeup unit supports up to 18 external sources that can generate interrupts or wakeup events, of which 1 can cause non-maskable interrupt requests or wakeup events.
Crossbar (XBAR) switch	Supports simultaneous connections between two master ports and three slave ports. The crossbar supports a 32-bit address bus width and a 64-bit data bus width.



# 3 Package pinouts and signal descriptions

### 3.1 Package pinouts

The available LQFP pinouts and the LBGA208 ballmap are provided in the following figures. For pin signal descriptions, please refer to the device reference manual (RM0017).



Figure 2. LQFP 64-pin configuration<sup>(a)</sup>

a. All LQFP64 information is indicative and must be confirmed during silicon validation.





Figure 3. LQFP 100-pin configuration





Figure 4. LQFP 144-pin configuration



	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	
A	PC[8]	PC[13]	NC	NC	PH[8]	PH[4]	PC[5]	PC[0]	NC	NC	PC[2]	NC	PE[15]	NC	NC	NC	А
в	PC[9]	PB[2]	NC	PC[12]	PE[6]	PH[5]	PC[4]	PH[9]	PH[10]	NC	PC[3]	PG[11]	PG[15]	PG[14]	PA[11]	PA[10]	в
С	PC[14]	VDD_HV	PB[3]	PE[7]	PH[7]	PE[5]	PE[3]	VSS_LV	PC[1]	NC	PA[5]	NC	PE[14]	PE[12]	PA[9]	PA[8]	с
D	NC	NC	PC[15]	NC	PH[6]	PE[4]	PE[2]	VDD_LV	VDD_HV	NC	PA[6]	NC	PG[10]	PF[14]	PE[13]	PA[7]	D
E	PG[4]	PG[5]	PG[3]	PG[2]									PG[1]	PG[0]	PF[15]	VDD_HV	E
F	PE[0]	PA[2]	PA[1]	PE[1]									PH[0]	PH[1]	PH[3]	PH[2]	F
G	PE[9]	PE[8]	PE[10]	PA[0]			VSS_HV	VSS_HV	VSS_HV	VSS_HV			VDD_HV	NC	NC	MSEO	G
н	VSS_HV	PE[11]	VDD_HV	NC			VSS_HV	VSS_HV	VSS_HV	VSS_HV			MDO3	MDO2	MDO0	MDO1	н
J	RESET	VSS_LV	NC	NC			VSS_HV	VSS_HV	VSS_HV	VSS_HV			NC	NC	NC	NC	J
к	EVTI	NC	VDD_BV	VDD_LV			VSS_HV	VSS_HV	VSS_HV	VSS_HV			NC	PG[12]	PA[3]	PG[13]	к
L	PG[9]	PG[8]	NC	EVTO									PB[15]	PD[15]	PD[14]	PB[14]	L
м	PG[7]	PG[6]	PC[10]	PC[11]									PB[13]	PD[13]	PD[12]	PB[12]	м
N	PB[1]	PF[9]	PB[0]	NC	NC	PA[4]	VSS_LV	EXTAL	VDD_HV	PF[0]	PF[4]	NC	PB[11]	PD[10]	PD[9]	PD[11]	N
Ρ	PF[8]	NC	PC[7]	NC	NC	PA[14]	VDD_LV	XTAL	PB[10]	PF[1]	PF[5]	PD[0]	PD[3]	VDD_HV _ADC	PB[6]	PB[7]	Р
R	PF[12]	PC[6]	PF[10]	PF[11]	VDD_HV	PA[15]	PA[13]	NC	OSC32K _XTAL	PF[3]	PF[7]	PD[2]	PD[4]	PD[7]	VSS_HV _ADC	PB[5]	R
т	NC	NC	NC	МСКО	NC	PF[13]	PA[12]	NC	OSC32K _EXTAL	PF[2]	PF[6]	PD[1]	PD[5]	PD[6]	PD[8]	PB[4]	т
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	

#### Figure 5. LBGA208 configuration

1. Note: LBGA208 available only as development package for Nexus 2+.

NC = Not connected

### 3.2 Pad configuration during reset phases

All pads have a fixed configuration under reset.

During the power-up phase, all pads are forced to tristate.

After power-up phase, all pads are forced to tristate with the following exceptions:

- PA[9] (FAB) is pull-down. Without external strong pull-up the device starts fetching from flash.
- PA[8] (ABS[0]) is pull-up.
- RESET pad is driven low. This is pull-up only after PHASE2 reset completion.
- JTAG pads (TCK, TMS and TDI) are pull-up whilst TDO remains tristate.
- Precise ADC pads (PB[7:4] and PD[11:0]) are left tristate (no output buffer available).
- Main oscillator pads (EXTAL, XTAL) are tristate.
- Nexus output pads (MDO[*n*], MCKO, EVTO, MSEO) are forced to output.



### 3.3 Voltage supply pins

Voltage supply pins are used to provide power to the device. Three dedicated VDD\_LV/VSS\_LV supply pairs are used for 1.2 V regulator stabilization.

Bort nin	Function		Pin nu	umber	
Port pin	Function	LQFP64	LQFP100	LQFP144	LBGA208 <sup>(1)</sup>
VDD_HV	Digital supply voltage	7, 28, 56	15, 37, 70, 84	19, 51, 100, 123	C2, D9, E16, G13, H3, N9, R5
VSS_HV	Digital ground	6, 8, 26, 55	14, 16, 35, 69, 83		G7, G8, G9, G10, H1, H7, H8, H9, H10, J7, J8, J9, J10, K7, K8, K9, K10
VDD_LV	1.2V decoupling pins. Decoupling capacitor must be connected between these pins and the nearest $V_{SS_LV}$ pin. <sup>(2)</sup>	11, 23, 57	19, 32, 85	23, 46, 124	D8, K4, P7
VSS_LV	1.2V decoupling pins. Decoupling capacitor must be connected between these pins and the nearest $V_{DD_LV}$ pin. <sup>(2)</sup>	10, 24, 58	18, 33, 86	22, 47, 125	C8, J2, N7
VDD_BV	Internal regulator supply voltage	12	20	24	K3
VSS_HV_ADC	Reference ground and analog ground for the ADC	33	51	73	R15
VDD_HV_ADC	Reference voltage and analog supply for the ADC	34	52	74	P14

1. LBGA208 available only as development package for Nexus2+

2. A decoupling capacitor must be placed between each of the three VDD\_LV/VSS\_LV supply pairs to ensure stable voltage (see the recommended operating conditions in the device datasheet for details).

# 3.4 Pad types

In the device the following types of pads are available for system pins and functional port pins:

- $S = Slow^{(b)}$
- $M = Medium^{(b) (c)}$
- $F = Fast^{(b)}(c)$
- I = Input only with analog feature<sup>(b)</sup>
- J = Input/Output ('S' pad) with analog feature
- X = Oscillator

b. See the I/O pad electrical characteristics in the device datasheet for details.



## 3.5 System pins

The system pins are listed in Table 5.

					I	Pin nu	umbe	r
System pin	Function	I/O direction	Pad type	RESET configuration	LQFP64	LQFP100	LQFP144	LBGA208 <sup>(1)</sup>
RESET	Bidirectional reset with Schmitt-Trigger characteristics and noise filter.	I/O	М	Input, weak pull-up only after PHASE2	9	17	21	J1
EXTAL	Analog output of the oscillator amplifier circuit, when the oscillator is not in bypass mode. Analog input for the clock generator when the oscillator is in bypass mode. <sup>(2)</sup>	I/O	х	Tristate	27	36	50	N8
XTAL	Analog input of the oscillator amplifier circuit. Needs to be grounded if oscillator is used in bypass mode. <sup>(2)</sup>	Ι	Х	Tristate	25	34	48	P8

Table	5.	System	pin	descriptions
	•••	•,•••	P	accomptione

1. LBGA208 available only as development package for Nexus2+

2. See the relevant section of the datasheet

# 3.6 Functional ports

The functional port pins are listed in *Table 6*.

c. All medium and fast pads are in slow configuration by default at reset and can be configured as fast or medium (see PCR.SRC in section Pad Configuration Registers (PCR0–PCR122) in the device reference manual).

									Pin nu	umber	
Port pin	PCR	Alternate function <sup>(1)</sup>	Function	Peripheral	I/O direction <sup>(2)</sup>	Pad type	RESET configuration	LQFP64	LQFP100	LQFP144	LBGA208 <sup>(3)</sup>
PA[0]	PCR[0]	AF0 AF1 AF2 AF3 —	GPIO[0] E0UC[0] CLKOUT — WKPU[19] <sup>(4)</sup>	SIUL eMIOS_0 CGL — WKPU	I/O I/O O I	М	Tristate	5	12	16	G4
PA[1]	PCR[1]	AF0 AF1 AF2 AF3 —	GPIO[1] E0UC[1] —  NMI <sup>(5)</sup> WKPU[2] <sup>(4)</sup>	SIUL eMIOS_0 — WKPU WKPU WKPU	/O  /O      	S	Tristate	4	7	11	F3
PA[2]	PCR[2]	AF0 AF1 AF2 AF3 —	GPIO[2] E0UC[2] — — WKPU[3] <sup>(4)</sup>	SIUL eMIOS_0 — — WKPU	I/O I/O — I	S	Tristate	3	5	9	F2
PA[3]	PCR[3]	AF0 AF1 AF2 AF3 —	GPIO[3] E0UC[3] — — EIRQ[0]	SIUL eMIOS_0 — SIUL	I/O I/O — I	S	Tristate	43	68	90	K15
PA[4]	PCR[4]	AF0 AF1 AF2 AF3 —	GPIO[4] E0UC[4] — — WKPU[9] <sup>(4)</sup>	SIUL eMIOS_0 — — WKPU	I/O I/O — I	S	Tristate	20	29	43	N6
PA[5]	PCR[5]	AF0 AF1 AF2 AF3	GPIO[5] E0UC[5] —	SIUL eMIOS_0 —	I/O I/O —	М	Tristate	51	79	118	C11
PA[6]	PCR[6]	AF0 AF1 AF2 AF3 —	GPIO[6] E0UC[6] — EIRQ[1]	SIUL eMIOS_0 — SIUL	I/O I/O — I	S	Tristate	52	80	119	D11



									Pin nu	umber	
Port pin	PCR	Alternate function <sup>(1)</sup>	Function	Peripheral	I/O direction <sup>(2)</sup>	Pad type	RESET configuration	LQFP64	LQFP100	LQFP144	LBGA208 <sup>(3)</sup>
PA[7]	PCR[7]	AF0 AF1 AF2 AF3 —	GPIO[7] E0UC[7] LIN3TX — EIRQ[2]	SIUL eMIOS_0 LINFlex_3 — SIUL	I/O I/O O I	S	Tristate	44	71	104	D16
PA[8]	PCR[8]	AF0 AF1 AF2 AF3 — N/A <sup>(6)</sup> —	GPIO[8] E0UC[8] — EIRQ[3] ABS[0] LIN3RX	SIUL eMIOS_0 — SIUL BAM LINFlex_3	/O  /O      	S	Input, weak pull-up	45	72	105	C16
PA[9]	PCR[9]	AF0 AF1 AF2 AF3 N/A <sup>(6)</sup>	GPIO[9] E0UC[9] — FAB	SIUL eMIOS_0 — BAM	I/O I/O — I	S	Pull-down	46	73	106	C15
PA[10]	PCR[10]	AF0 AF1 AF2 AF3	GPIO[10] E0UC[10] SDA —	SIUL eMIOS_0 I2C_0 —	I/O I/O I/O —	S	Tristate	47	74	107	B16
PA[11]	PCR[11]	AF0 AF1 AF2 AF3	GPIO[11] E0UC[11] SCL —	SIUL eMIOS_0 I2C_0 —	I/O I/O I/O	S	Tristate	48	75	108	B15
PA[12]	PCR[12]	AF0 AF1 AF2 AF3 —	GPIO[12] — — SIN_0	SIUL — — DSPI0	I/O  I	S	Tristate	22	31	45	T7
PA[13]	PCR[13]	AF0 AF1 AF2 AF3	GPIO[13] SOUT_0 —	SIUL DSPI_0 —	I/O O —	М	Tristate	21	30	44	R7

Table 6. Functional port pin descriptions (continued)



						•			Pin nu	umber	
Port pin	PCR	Alternate function <sup>(1)</sup>	Function	Peripheral	I/O direction <sup>(2)</sup>	Pad type	RESET configuration	LQFP64	LQFP100	LQFP144	LBGA208 <sup>(3)</sup>
PA[14]	PCR[14]	AF0 AF1 AF2 AF3 —	GPIO[14] SCK_0 CS0_0 — EIRQ[4]	SIUL DSPI_0 DSPI_0 — SIUL	I/O I/O I/O I	М	Tristate	19	28	42	P6
PA[15]	PCR[15]	AF0 AF1 AF2 AF3 —	GPIO[15] CS0_0 SCK_0 — WKPU[10] <sup>(4)</sup>	SIUL DSPI_0 DSPI_0 — WKPU	I/O I/O I/O I	М	Tristate	18	27	40	R6
PB[0]	PCR[16]	AF0 AF1 AF2 AF3	GPIO[16] CAN0TX — —	SIUL FlexCAN_0 —	<u> 9</u> 0	Μ	Tristate	14	23	31	N3
PB[1]	PCR[17]	AF0 AF1 AF2 AF3 —	GPIO[17] — — WKPU[4] <sup>(4)</sup> CAN0RX	SIUL — — WKPU FlexCAN_0	2	S	Tristate	15	24	32	N1
PB[2]	PCR[18]	AF0 AF1 AF2 AF3	GPIO[18] LINOTX SDA —	SIUL LINFlex_0 I2C_0 —	I/O O I/O —	М	Tristate	64	100	144	B2
PB[3]	PCR[19]	AF0 AF1 AF2 AF3 —	GPIO[19] — SCL — WKPU[11] <sup>(4)</sup> LINORX	SIUL — I2C_0 — WKPU LINFlex_0	1/0 1/0 1 1	S	Tristate	1	1	1	C3
PB[4]	PCR[20]	AF0 AF1 AF2 AF3 —	GPIO[20] — — — GPI[0]	SIUL — — ADC		I	Tristate	32	50	72	T16



									Pin nu	umber	
Port pin	PCR	Alternate function <sup>(1)</sup>	Function	Peripheral	I/O direction <sup>(2)</sup>	Pad type	RESET configuration	LQFP64	LQFP100	LQFP144	LBGA208 <sup>(3)</sup>
PB[5]	PCR[21]	AF0 AF1 AF2 AF3 —	GPIO[21] — — — GPI[1]	SIUL — — ADC	  -   	I	Tristate	35	53	75	R16
PB[6]	PCR[22]	AF0 AF1 AF2 AF3 —	GPIO[22] — — — GPI[2]	SIUL — — ADC	  -   	I	Tristate	36	54	76	P15
PB[7]	PCR[23]	AF0 AF1 AF2 AF3 —	GPIO[23] — — — GPI[3]	SIUL — — ADC	  -   	I	Tristate	37	55	77	P16
PB[8]	PCR[24]	AF0 AF1 AF2 AF3 —	GPIO[24] — — ANS[0] OSC32K_XTAL <sup>(7)</sup>	SIUL — — ADC SXOSC	  -      /O	I	Tristate	30	39	53	R9
PB[9]	PCR[25]	AF0 AF1 AF2 AF3 —	GPIO[25] — — ANS[1] OSC32K_EXTAL <sup>(</sup> 7)	SIUL – – ADC SXOSC	  -      /O	I	Tristate	29	38	52	Т9
PB[10]	PCR[26]	AF0 AF1 AF2 AF3 —	GPIO[26] — — ANS[2] WKPU[8] <sup>(4)</sup>	SIUL — — ADC WKPU	/O       	J	Tristate	31	40	54	P9

Table 6. Functional port pin descriptions (continued)



						-		-	Pin nu	umber	
Port pin	PCR	Alternate function <sup>(1)</sup>	Function	Peripheral	I/O direction <sup>(2)</sup>	Pad type	RESET configuration	LQFP64	LQFP100	LQFP144	LBGA208 <sup>(3)</sup>
PB[11] (8)	PCR[27]	AF0 AF1 AF2 AF3 —	GPIO[27] E0UC[3] — CS0_0 ANS[3]	SIUL eMIOS_0 — DSPI_0 ADC	I/O I/O I/O I	J	Tristate	38	59	81	N13
PB[12]	PCR[28]	AF0 AF1 AF2 AF3 —	GPIO[28] E0UC[4] — CS1_0 ANX[0]	SIUL eMIOS_0 — DSPI_0 ADC	I/O I/O — 0 I	J	Tristate	39	61	83	M16
PB[13]	PCR[29]	AF0 AF1 AF2 AF3 —	GPIO[29] E0UC[5] — CS2_0 ANX[1]	SIUL eMIOS_0 — DSPI_0 ADC	I/O I/O — 0 I	J	Tristate	40	63	85	M13
PB[14]	PCR[30]	AF0 AF1 AF2 AF3 —	GPIO[30] E0UC[6] — CS3_0 ANX[2]	SIUL eMIOS_0 — DSPI_0 ADC	I/O I/O — 0 I	J	Tristate	41	65	87	L16
PB[15]	PCR[31]	AF0 AF1 AF2 AF3 —	GPIO[31] E0UC[7] — CS4_0 ANX[3]	SIUL eMIOS_0 — DSPI_0 ADC	I/O I/O — 0 I	J	Tristate	42	67	89	L13
PC[0] <sup>(9)</sup>	PCR[32]	AF0 AF1 AF2 AF3	GPIO[32] — TDI —	SIUL — JTAGC —	I/O — I —	М	Input, weak pull-up	59	87	126	A8
PC[1] <sup>(9)</sup>	PCR[33]	AF0 AF1 AF2 AF3	GPIO[33] — TDO <sup>(10)</sup> —	SIUL — JTAGC —	I/O — 0 —	М	Tristate	54	82	121	C9



									Pin nu	umber	
Port pin	PCR	Alternate function <sup>(1)</sup>	Function	Peripheral	I/O direction <sup>(2)</sup>	Pad type	RESET configuration	LQFP64	LQFP100	LQFP144	LBGA208 <sup>(3)</sup>
PC[2]	PCR[34]	AF0 AF1 AF2 AF3 —	GPIO[34] SCK_1 CAN4TX <sup>(11)</sup> — EIRQ[5]	SIUL DSPI_1 FlexCAN_4 — SIUL	I/O I/O O I	М	Tristate	50	78	117	A11
PC[3]	PCR[35]	AF0 AF1 AF2 AF3 — —	GPIO[35] CS0_1 MA[0] — CAN1RX CAN4RX <sup>(11)</sup> EIRQ[6]	SIUL DSPI_1 ADC — FlexCAN_1 FlexCAN_4 SIUL	/0  /0  -     	S	Tristate	49	77	116	B11
PC[4]	PCR[36]	AF0 AF1 AF2 AF3 —	GPIO[36] — — SIN_1 CAN3RX <sup>(11)</sup>	SIUL — — DSPI_1 FlexCAN_3	I/O    	М	Tristate	62	92	131	B7
PC[5]	PCR[37]	AF0 AF1 AF2 AF3 —	GPIO[37] SOUT_1 CAN3TX <sup>(11)</sup> — EIRQ[7]	SIUL DSPI1 FlexCAN_3 — SIUL	1/0 0 0   -	М	Tristate	61	91	130	A7
PC[6]	PCR[38]	AF0 AF1 AF2 AF3	GPIO[38] LIN1TX —	SIUL LINFlex_1 —	I∕O O	S	Tristate	16	25	36	R2
PC[7]	PCR[39]	AF0 AF1 AF2 AF3 —	GPIO[39] — — LIN1RX WKPU[12] <sup>(4)</sup>	SIUL — — LINFlex_1 WKPU	I/O — — — — —	S	Tristate	17	26	37	P3

Table 6. Functional port pin descriptions (continued)



						-			Pin nu	umber	
Port pin	PCR	Alternate function <sup>(1)</sup>	Function	Peripheral	I/O direction <sup>(2)</sup>	Pad type	RESET configuration	LQFP64	LQFP100	LQFP144	LBGA208 <sup>(3)</sup>
PC[8]	PCR[40]	AF0 AF1 AF2 AF3	GPIO[40] LIN2TX —	SIUL LINFlex_2 —	I/O O —	S	Tristate	63	99	143	A1
PC[9]	PCR[41]	AF0 AF1 AF2 AF3 —	GPIO[41] — — LIN2RX WKPU[13] <sup>(4)</sup>	SIUL — — LINFlex_2 WKPU	⊻	S	Tristate	2	2	2	B1
PC[10]	PCR[42]	AF0 AF1 AF2 AF3	GPIO[42] CAN1TX CAN4TX <sup>(11)</sup> MA[1]	SIUL FlexCAN_1 FlexCAN_4 ADC	I/O O O O	М	Tristate	13	22	28	М3
PC[11]	PCR[43]	AF0 AF1 AF2 AF3 — —	GPIO[43] — — CAN1RX CAN4RX <sup>(11)</sup> WKPU[5] <sup>(4)</sup>	SIUL — — FlexCAN_1 FlexCAN_4 WKPU	/O  -       	S	Tristate		21	27	M4
PC[12]	PCR[44]	AF0 AF1 AF2 AF3 —	GPIO[44] E0UC[12] — SIN_2	SIUL eMIOS_0 — DSPI_2	I/O I/O   	М	Tristate		97	141	B4
PC[13]	PCR[45]	AF0 AF1 AF2 AF3	GPIO[45] E0UC[13] SOUT_2 —	SIUL eMIOS_0 DSPI_2 —	I/O I/O O	S	Tristate		98	142	A2
PC[14]	PCR[46]	AF0 AF1 AF2 AF3 —	GPIO[46] E0UC[14] SCK_2 — EIRQ[8]	SIUL eMIOS_0 DSPI_2 — SIUL	I/O I/O I/O I	S	Tristate		3	3	C1

Table 6. Functional	port pin	descriptions	(continued)
	portpin	accomptionic	(oominada)



						-		_	Pin nu	umber	
Port pin	PCR	Alternate function <sup>(1)</sup>	Function	Peripheral	I/O direction <sup>(2)</sup>	Pad type	RESET configuration	LQFP64	LQFP100	LQFP144	LBGA208 <sup>(3)</sup>
PC[15]	PCR[47]	AF0 AF1 AF2 AF3	GPIO[47] E0UC[15] CS0_2 —	SIUL eMIOS_0 DSPI_2 —	I/O I/O I/O —	М	Tristate	_	4	4	D3
PD[0]	PCR[48]	AF0 AF1 AF2 AF3 —	GPIO[48] — — — GPI[4]	SIUL  -   ADC	  - 	I	Tristate		41	63	P12
PD[1]	PCR[49]	AF0 AF1 AF2 AF3 —	GPIO[49] — — — GPI[5]	SIUL — — ADC	   	I	Tristate		42	64	T12
PD[2]	PCR[50]	AF0 AF1 AF2 AF3 —	GPIO[50] — — — GPI[6]	SIUL — — ADC	 	I	Tristate	_	43	65	R12
PD[3]	PCR[51]	AF0 AF1 AF2 AF3 —	GPIO[51] — — — GPI[7]	SIUL — — ADC	  -   	I	Tristate	_	44	66	P13
PD[4]	PCR[52]	AF0 AF1 AF2 AF3 —	GPIO[52] — — — GPI[8]	SIUL  ADC	  	I	Tristate	_	45	67	R13
PD[5]	PCR[53]	AF0 AF1 AF2 AF3 —	GPIO[53] — — — GPI[9]	SIUL   ADC	 	I	Tristate	_	46	68	T13



								,	Pin nu	umber	
Port pin	PCR	Alternate function <sup>(1)</sup>	Function	Peripheral	I/O direction <sup>(2)</sup>	Pad type	RESET configuration	LQFP64	LQFP100	LQFP144	LBGA208 <sup>(3)</sup>
PD[6]	PCR[54]	AF0 AF1 AF2 AF3 —	GPIO[54] — — — GPI[10]	SIUL — — — ADC	  -   	Ι	Tristate		47	69	T14
PD[7]	PCR[55]	AF0 AF1 AF2 AF3 —	GPIO[55] — — — GPI[11]	SIUL — — ADC	   	Ι	Tristate		48	70	R14
PD[8]	PCR[56]	AF0 AF1 AF2 AF3 —	GPIO[56] — — — GPI[12]	SIUL — — — ADC	   	Ι	Tristate		49	71	T15
PD[9]	PCR[57]	AF0 AF1 AF2 AF3 —	GPIO[57] — — — GPI[13]	SIUL — — ADC	  	I	Tristate	_	56	78	N15
PD[10]	PCR[58]	AF0 AF1 AF2 AF3 —	GPIO[58] — — — GPI[14]	SIUL — — ADC	  	I	Tristate	_	57	79	N14
PD[11]	PCR[59]	AF0 AF1 AF2 AF3 —	GPIO[59] — — — GPI[15]	SIUL — — ADC	  	I	Tristate	_	58	80	N16
PD[12] <sup>(</sup> <sup>8)</sup>	PCR[60]	AF0 AF1 AF2 AF3 —	GPIO[60] CS5_0 E0UC[24] — ANS[4]	SIUL DSPI_0 eMIOS_0 — ADC	I/O O I/O I	J	Tristate	_	60	82	M15

Table 6. Functional	port pin	descriptions	(continued)
	P P		(



									Pin nu	umber	
Port pin	PCR	Alternate function <sup>(1)</sup>	Function	Peripheral	I/O direction <sup>(2)</sup>	Pad type	RESET configuration	LQFP64	LQFP100	LQFP144	LBGA208 <sup>(3)</sup>
PD[13]	PCR[61]	AF0 AF1 AF2 AF3 —	GPIO[61] CS0_1 E0UC[25] — ANS[5]	SIUL DSPI_1 eMIOS_0 — ADC	I/O I/O I/O I/O I	J	Tristate		62	84	M14
PD[14]	PCR[62]	AF0 AF1 AF2 AF3 —	GPIO[62] CS1_1 E0UC[26] — ANS[6]	SIUL DSPI_1 eMIOS_0 — ADC	I∕O O I∕O −	J	Tristate	_	64	86	L15
PD[15]	PCR[63]	AF0 AF1 AF2 AF3 —	GPIO[63] CS2_1 E0UC[27] — ANS[7]	SIUL DSPI_1 eMIOS_0 — ADC	⊻ 0 ⊻ − −	J	Tristate		66	88	L14
PE[0]	PCR[64]	AF0 AF1 AF2 AF3 	GPIO[64] E0UC[16] — CAN5RX <sup>(11)</sup> WKPU[6] <sup>(4)</sup>	SIUL eMIOS_0 — FlexCAN_5 WKPU		S	Tristate		6	10	F1
PE[1]	PCR[65]	AF0 AF1 AF2 AF3	GPIO[65] E0UC[17] CAN5TX <sup>(11)</sup> —	SIUL eMIOS_0 FlexCAN_5 —	I/O I/O O	М	Tristate	_	8	12	F4
PE[2]	PCR[66]	AF0 AF1 AF2 AF3 —	GPIO[66] E0UC[18] — SIN_1	SIUL eMIOS_0 — DSPI_1	I/O I/O — —	Μ	Tristate		89	128	D7
PE[3]	PCR[67]	AF0 AF1 AF2 AF3	GPIO[67] E0UC[19] SOUT_1 —	SIUL eMIOS_0 DSPI_1 —	I/O I/O O	М	Tristate		90	129	C7

Table 6. Functional port pin descriptions (continued)
---



						-			Pin nu	umber	
Port pin	PCR	Alternate function <sup>(1)</sup>	Function	Peripheral	I/O direction <sup>(2)</sup>	Pad type	RESET configuration	LQFP64	LQFP100	LQFP144	LBGA208 <sup>(3)</sup>
PE[4]	PCR[68]	AF0 AF1 AF2 AF3 —	GPIO[68] E0UC[20] SCK_1 — EIRQ[9]	SIUL eMIOS_0 DSPI_1 — SIUL	I/O I/O I/O I	М	Tristate		93	132	D6
PE[5]	PCR[69]	AF0 AF1 AF2 AF3	GPIO[69] E0UC[21] CS0_1 MA[2]	SIUL eMIOS_0 DSPI_1 ADC	I/O I/O I/O O	М	Tristate		94	133	C6
PE[6]	PCR[70]	AF0 AF1 AF2 AF3	GPIO[70] E0UC[22] CS3_0 MA[1]	SIUL eMIOS_0 DSPI_0 ADC	I/O I/O O	М	Tristate	_	95	139	B5
PE[7]	PCR[71]	AF0 AF1 AF2 AF3	GPIO[71] E0UC[23] CS2_0 MA[0]	SIUL eMIOS_0 DSPI_0 ADC	I∕0 /2 O O	М	Tristate	_	96	140	C4
PE[8]	PCR[72]	AF0 AF1 AF2 AF3	GPIO[72] CAN2TX <sup>(12)</sup> E0UC[22] CAN3TX <sup>(11)</sup>	SIUL FlexCAN_2 eMIOS_0 FlexCAN_3	I/O O /O I/O O	М	Tristate		9	13	G2
PE[9]	PCR[73]	AF0 AF1 AF2 AF3 — —	GPIO[73] — E0UC[23] — WKPU[7] <sup>(4)</sup> CAN2RX <sup>(12)</sup> CAN3RX <sup>(11)</sup>	SIUL  eMIOS_0  WKPU FlexCAN_2 FlexCAN_3	♀   ♀	S	Tristate	_	10	14	G1
PE[10]	PCR[74]	AF0 AF1 AF2 AF3 —	GPIO[74] LIN3TX CS3_1 — EIRQ[10]	SIUL LINFlex_3 DSPI_1 — SIUL	I/O O O I	S	Tristate	_	11	15	G3



						-			Pin nu	umber	
Port pin	PCR	Alternate function <sup>(1)</sup>	Function	Peripheral	I/O direction <sup>(2)</sup>	Pad type	RESET configuration	LQFP64	LQFP100	LQFP144	LBGA208 <sup>(3)</sup>
PE[11]	PCR[75]	AF0 AF1 AF2 AF3 	GPIO[75] — CS4_1 — LIN3RX WKPU[14] <sup>(4)</sup>	SIUL — DSPI_1 — LINFlex_3 WKPU	/O  0  1 	S	Tristate		13	17	H2
PE[12]	PCR[76]	AF0 AF1 AF2 AF3 —	GPIO[76] — E1UC[19] <sup>(13)</sup> — SIN_2 EIRQ[11]	SIUL  eMIOS_1  DSPI_2 SIUL	/O   /O    	S	Tristate	_	76	109	C14
PE[13]	PCR[77]	AF0 AF1 AF2 AF3	GPIO[77] SOUT2 E1UC[20] —	SIUL DSPI_2 eMIOS_1 —	I/O O I/O —	S	Tristate	_	_	103	D15
PE[14]	PCR[78]	AF0 AF1 AF2 AF3 —	GPIO[78] SCK_2 E1UC[21] — EIRQ[12]	SIUL DSPI_2 eMIOS_1 — SIUL	I/O I/O I/O I	S	Tristate	_		112	C13
PE[15]	PCR[79]	AF0 AF1 AF2 AF3	GPIO[79] CS0_2 E1UC[22] —	SIUL DSPI_2 eMIOS_1 —	I/O I/O I/O —	М	Tristate		_	113	A13
PF[0]	PCR[80]	AF0 AF1 AF2 AF3 —	GPIO[80] E0UC[10] CS3_1 — ANS[8]	SIUL eMIOS_0 DSPI_1 — ADC	I/O I/O O I	J	Tristate	_	_	55	N10
PF[1]	PCR[81]	AF0 AF1 AF2 AF3 —	GPIO[81] E0UC[11] CS4_1 — ANS[9]	SIUL eMIOS_0 DSPI_1 — I	I/O I/O O I	J	Tristate	_	_	56	P10



						-			Pin nu	umber	
Port pin	PCR	Alternate function <sup>(1)</sup>	Function	Peripheral	I/O direction <sup>(2)</sup>	Pad type	RESET configuration	LQFP64	LQFP100	LQFP144	LBGA208 <sup>(3)</sup>
PF[2]	PCR[82]	AF0 AF1 AF2 AF3 —	GPIO[82] E0UC[12] CS0_2 — ANS[10]	SIUL eMIOS_0 DSPI_2 — ADC	I/O I/O I/O I	J	Tristate			57	T10
PF[3]	PCR[83]	AF0 AF1 AF2 AF3 —	GPIO[83] E0UC[13] CS1_2 — ANS[11]	SIUL eMIOS_0 DSPI_2 — ADC	I/O I/O O I	J	Tristate	_		58	R10
PF[4]	PCR[84]	AF0 AF1 AF2 AF3 —	GPIO[84] E0UC[14] CS2_2 — ANS[12]	SIUL eMIOS_0 DSPI_2 — ADC	I/O I/O O I	J	Tristate	_	_	59	N11
PF[5]	PCR[85]	AF0 AF1 AF2 AF3 —	GPIO[85] E0UC[22] CS3_2 — ANS[13]	SIUL eMIOS_0 DSPI_2 — ADC	I/O I/O O I	J	Tristate	_	_	60	P11
PF[6]	PCR[86]	AF0 AF1 AF2 AF3 —	GPIO[86] E0UC[23] — ANS[14]	SIUL eMIOS_0 — ADC	I/O I/O — I	J	Tristate		_	61	T11
PF[7]	PCR[87]	AF0 AF1 AF2 AF3 —	GPIO[87] — — — ANS[15]	SIUL — — ADC	I/O — — — I	J	Tristate			62	R11
PF[8]	PCR[88]	AF0 AF1 AF2 AF3	GPIO[88] CAN3TX <sup>(14)</sup> CS4_0 CAN2TX <sup>(15)</sup>	SIUL FlexCAN_3 DSPI_0 FlexCAN_2	0	М	Tristate			34	P1



									Pin nu	umber	
Port pin	PCR	Alternate function <sup>(1)</sup>	Function	Peripheral	I/O direction <sup>(2)</sup>	Pad type	RESET configuration	LQFP64	LQFP100	LQFP144	LBGA208 <sup>(3)</sup>
PF[9]	PCR[89]	AF0 AF1 AF2 AF3 —	GPIO[89] — CS5_0 — CAN2RX <sup>(15)</sup> CAN3RX <sup>(14)</sup>	SIUL  DSPI_0  FlexCAN_2 FlexCAN_3	I/O - O - I - I	S	Tristate	_	_	33	N2
PF[10]	PCR[90]	AF0 AF1 AF2 AF3	GPIO[90] — — —	SIUL — — —	I/O 	М	Tristate	_		38	R3
PF[11]	PCR[91]	AF0 AF1 AF2 AF3 —	GPIO[91] — — — WKPU[15] <sup>(4)</sup>	SIUL — — — WKPU	I/O  	S	Tristate			39	R4
PF[12]	PCR[92]	AF0 AF1 AF2 AF3	GPIO[92] E1UC[25] —	SIUL eMIOS_1 —	I/O I/O 	М	Tristate		_	35	R1
PF[13]	PCR[93]	AF0 AF1 AF2 AF3 —	GPIO[93] E1UC[26] — — WKPU[16] <sup>(4)</sup>	SIUL eMIOS_1 — WKPU	I/O I/O — I	S	Tristate	_	_	41	Т6
PF[14]	PCR[94]	AF0 AF1 AF2 AF3	GPIO[94] CAN4TX <sup>(11)</sup> E1UC[27] CAN1TX	SIUL FlexCAN_4 eMIOS_1 FlexCAN_4	I/O O I/O O	М	Tristate	_	_	102	D14
PF[15]	PCR[95]	AF0 AF1 AF2 AF3  	GPIO[95] — — CAN1RX CAN4RX <sup>(11)</sup> EIRQ[13]	SIUL — — FlexCAN_1 FlexCAN_4 SIUL	/O       	S	Tristate			101	E15



								Pin number			
Port pin	PCR	Alternate function <sup>(1)</sup>	Function	Peripheral	I/O direction <sup>(2)</sup>	Pad type	RESET configuration	LQFP64	LQFP100	LQFP144	LBGA208 <sup>(3)</sup>
PG[0]	PCR[96]	AF0 AF1 AF2 AF3	GPIO[96] CAN5TX <sup>(11)</sup> E1UC[23] —	SIUL FlexCAN_5 eMIOS_1 —	I/O O I/O —	М	Tristate			98	E14
PG[1]	PCR[97]	AF0 AF1 AF2 AF3 —	GPIO[97] — E1UC[24] — CAN5RX <sup>(11)</sup> EIRQ[14]	SIUL — eMIOS_1 — FlexCAN_5 SIUL	I/O I/O I I	S	Tristate	_	_	97	E13
PG[2]	PCR[98]	AF0 AF1 AF2 AF3	GPIO[98] E1UC[11] —	SIUL eMIOS_1 —	I/O I/O 	М	Tristate	_	_	8	E4
PG[3]	PCR[99]	AF0 AF1 AF2 AF3 —	GPIO[99] E1UC[12] — — WKPU[17] <sup>(4)</sup>	SIUL eMIOS_1 — WKPU	I/O I/O   	S	Tristate	_	_	7	E3
PG[4]	PCR[100]	AF0 AF1 AF2 AF3	GPIO[100] E1UC[13] —	SIUL eMIOS_1 —	I/O I/O 	М	Tristate	_	_	6	E1
PG[5]	PCR[101]	AF0 AF1 AF2 AF3 —	GPIO[101] E1UC[14] — WKPU[18] <sup>(4)</sup>	SIUL eMIOS_1 — WKPU	I/O I/O — I	S	Tristate	_		5	E2
PG[6]	PCR[102]	AF0 AF1 AF2 AF3	GPIO[102] E1UC[15] —	SIUL eMIOS_1 —	I/O I/O 	М	Tristate		_	30	M2

Table 6. Functional port pin descriptions (continued)
---



								Pin number			
Port pin	PCR	Alternate function <sup>(1)</sup>	Function	Peripheral	I/O direction <sup>(2)</sup>	Pad type	RESET configuration	LQFP64	LQFP100	LQFP144	LBGA208 <sup>(3)</sup>
PG[7]	PCR[103]	AF0 AF1 AF2 AF3	GPIO[103] E1UC[16] —	SIUL eMIOS_1 —	I/O I/O —	М	Tristate	_	_	29	M1
PG[8]	PCR[104]	AF0 AF1 AF2 AF3 —	GPIO[104] E1UC[17]  CS0_2 EIRQ[15]	SIUL eMIOS_1 — DSPI_2 SIUL	I/O I/O I/O I	S	Tristate	_	_	26	L2
PG[9]	PCR[105]	AF0 AF1 AF2 AF3	GPIO[105] E1UC[18] — SCK_2	SIUL eMIOS_1 — DSPI_2	I/O I/O  I/O	S	Tristate	_	_	25	L1
PG[10]	PCR[106]	AF0 AF1 AF2 AF3	GPIO[106] E0UC[24] —	SIUL eMIOS_0 —	I/O I/O 	S	Tristate	_	_	114	D13
PG[11]	PCR[107]	AF0 AF1 AF2 AF3	GPIO[107] E0UC[25] —	SIUL eMIOS_0 —	I/O I/O 	М	Tristate	_	_	115	B12
PG[12]	PCR[108]	AF0 AF1 AF2 AF3	GPIO[108] E0UC[26] — —	SIUL eMIOS_0 — —	I/O I/O 	М	Tristate	_	_	92	K14
PG[13]	PCR[109]	AF0 AF1 AF2 AF3	GPIO[109] E0UC[27] —	SIUL eMIOS_0 — —	I/O I/O 	М	Tristate		—	91	K16
PG[14]	PCR[110]	AF0 AF1 AF2 AF3	GPIO[110] E1UC[0] —	SIUL eMIOS_1 —	I/O I/O 	S	Tristate	_	_	110	B14

Table 6. Functional port pin descriptions (continued)


						-			Pin nu	umber	
Port pin	PCR	Alternate function <sup>(1)</sup>	Function	Peripheral	I/O direction <sup>(2)</sup>	Pad type	RESET configuration	LQFP64	LQFP100	LQFP144	LBGA208 <sup>(3)</sup>
PG[15]	PCR[111]	AF0 AF1 AF2 AF3	GPIO[111] E1UC[1] —	SIUL eMIOS_1 —	I/O I/O —	М	Tristate	_	_	111	B13
PH[0]	PCR[112]	AF0 AF1 AF2 AF3 —	GPIO[112] E1UC[2] — SIN1	SIUL eMIOS_1 — DSPI_1	I/O I/O — I	М	Tristate		_	93	F13
PH[1]	PCR[113]	AF0 AF1 AF2 AF3	GPIO[113] E1UC[3] SOUT1 —	SIUL eMIOS_1 DSPI_1 —	I/O I/O O	М	Tristate		_	94	F14
PH[2]	PCR[114]	AF0 AF1 AF2 AF3	GPIO[114] E1UC[4] SCK_1 —	SIUL eMIOS_1 DSPI_1 —	I/O I/O I/O —	М	Tristate		_	95	F16
PH[3]	PCR[115]	AF0 AF1 AF2 AF3	GPIO[115] E1UC[5] CS0_1 —	SIUL eMIOS_1 DSPI_1 —	I/O I/O I/O —	М	Tristate		_	96	F15
PH[4]	PCR[116]	AF0 AF1 AF2 AF3	GPIO[116] E1UC[6] —	SIUL eMIOS_1 —	I/O I/O —	М	Tristate		_	134	A6
PH[5]	PCR[117]	AF0 AF1 AF2 AF3	GPIO[117] E1UC[7] —	SIUL eMIOS_1 —	I/O I/O —	S	Tristate			135	B6
PH[6]	PCR[118]	AF0 AF1 AF2 AF3	GPIO[118] E1UC[8] — MA[2]	SIUL eMIOS_1 — ADC	I/O I/O — 0	М	Tristate	_	_	136	D5

Table 6. Functional port pin descriptions (continued)



									Pin nı	umber	
Port pin	PCR	Alternate function <sup>(1)</sup>	Function	Peripheral	I/O direction <sup>(2)</sup>	Pad type	RESET configuration	LQFP64	LQFP100	LQFP144	LBGA208 <sup>(3)</sup>
PH[7]	PCR[119]	AF0 AF1 AF2 AF3	GPIO[119] E1UC[9] CS3_2 MA[1]	SIUL eMIOS_1 DSPI_2 ADC	I/O I/O O	М	Tristate	_	_	137	C5
PH[8]	PCR[120]	AF0 AF1 AF2 AF3	GPIO[120] E1UC[10] CS2_2 MA[0]	SIUL eMIOS_1 DSPI_2 ADC	I/O I/O O O	М	Tristate	_	_	138	A5
PH[9] <sup>(9)</sup>	PCR[121]	AF0 AF1 AF2 AF3	GPIO[121] — TCK —	SIUL — JTAGC —	I/O — I —	S	Input, weak pull-up	60	88	127	B8
PH[10] <sup>(</sup> 9)	PCR[122]	AF0 AF1 AF2 AF3	GPIO[122] — TMS —	SIUL — JTAGC —	I/O — I —	S	Input, weak pull-up	53	81	120	В9

 Table 6. Functional port pin descriptions (continued)

 Alternate functions are chosen by setting the values of the PCR.PA bitfields inside the SIUL module. PCR.PA = 00 → AF0; PCR.PA = 01 → AF1; PCR.PA = 10 → AF2; PCR.PA = 11 → AF3. This is intended to select the output functions; to use one of the input functions, the PCR.IBE bit must be written to '1', regardless of the values selected in the PCR.PA bitfields. For this reason, the value corresponding to an input only function is reported as "—".

2. Multiple inputs are routed to all respective modules internally. The input of some modules must be configured by setting the values of the PSMIO.PADSELx bitfields inside the SIUL module.

3. LBGA208 available only as development package for Nexus2+

4. All WKPU pins also support external interrupt capability. See wakeup unit chapter for further details.

5. NMI has higher priority than alternate function. When NMI is selected, the PCR.AF field is ignored.

- 6. "Not applicable" because these functions are available only while the device is booting. Refer to BAM chapter of the reference manual for details.
- 7. Value of PCR.IBE bit must be 0
- Be aware that this pad is used on the SPC560B64L3 and SPC560B64L5 to provide VDD\_HV\_ADC and VSS\_HV\_ADC1. Therefore, you should be careful in ensuring compatibility between SPC560B40x/50x and SPC560C40x/50x and SPC560B64.
- Out of reset all the functional pins except PC[0:1] and PH[9:10] are available to the user as GPIO. PC[0:1] are available as JTAG pins (TDI and TDO respectively). PH[9:10] are available as JTAG pins (TCK and TMS respectively). If the user configures these JTAG pins in GPIO mode the device is no longer compliant with IEEE 1149.1-2001.
- 10. The TDO pad has been moved into the STANDBY domain in order to allow low-power debug handshaking in STANDBY mode. However, no pull-resistor is active on the TDO pad while in STANDBY mode. At this time the pad is configured as an input. When no debugger is connected the TDO pad is floating causing additional current consumption. To avoid the extra consumption TDO must be connected. An external pull-up resistor in the range of 47–100 kΩ should be added between the TDO pin and VDD\_HV. Only in case the TDO pin is used as application pin and a pull-up cannot be used then a pull-down resistor with the same value should be used between TDO pin and GND instead.



- 11. Available only on SPC560Cx versions and SPC560B50B2 devices
- 12. Not available on SPC560B40L3 and SPC560B40L5 devices
- 13. Not available in 100 LQFP package
- 14. Available only on SPC560B50B2 devices
- 15. Not available on SPC560B44L3 devices

## 3.7 Nexus 2+ pins

In the LBGA208 package, eight additional debug pins are available (see Table 7).

		I/O		Function		Pin number	,
Debug pin	Function	direction	Pad type	after reset	LQFP 100	LQFP 144	LBGA 208 <sup>(1)</sup>
МСКО	Message clock out	0	F	—	_	—	T4
MDO0	Message data out 0	0	М	—			H15
MDO1	Message data out 1	0	М	—		_	H16
MDO2	Message data out 2	0	М	—	_		H14
MDO3	Message data out 3	0	М	—			H13
EVTI	Event in	I	М	Pull-up	_	—	K1
EVTO	Event out	0	М	_	_	_	L4
MSEO	Message start/end out	0	М	_	_	_	G16

Table 7. Nexus 2+ pin descriptions

1. LBGA208 available only as development package for Nexus2+.

# 3.8 Electrical characteristics

## 3.9 Introduction

This section contains electrical characteristics of the device as well as temperature and power considerations.

This product contains devices to protect the inputs against damage due to high static voltages. However, it is advisable to take precautions to avoid applying any voltage higher than the specified maximum rated voltages.

To enhance reliability, unused inputs can be driven to an appropriate logic voltage level ( $V_{DD}$  or  $V_{SS}$ ). This could be done by the internal pull-up and pull-down, which is provided by the product for most general purpose pins.

The parameters listed in the following tables represent the characteristics of the device and its demands on the system.

In the tables where the device logic provides signals with their respective timing characteristics, the symbol "CC" for Controller Characteristics is included in the Symbol column.



DocID14619 Rev 13

In the tables where the external system must provide signals with their respective timing characteristics to the device, the symbol "SR" for System Requirement is included in the Symbol column.

**Caution:** All LQFP64 information is indicative and must be confirmed during silicon validation.

## 3.10 Parameter classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the classifications listed in *Table 8* are used and the parameters are tagged accordingly in the tables where appropriate.

Classification tag	Tag description
Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

**Table 8. Parameter classifications** 

Note: The classification is shown in the column labeled "C" in the parameter tables where appropriate.

## 3.11 NVUSRO register

Bit values in the Non-Volatile User Options (NVUSRO) Register control portions of the device configuration, namely electrical parameters such as high voltage supply and oscillator margin, as well as digital functionality (watchdog enable/disable after reset).

For a detailed description of the NVUSRO register, please refer to the device reference manual.

## 3.11.1 NVUSRO[PAD3V5V] field description

The DC electrical characteristics are dependent on the PAD3V5V bit value. *Table 9* shows how NVUSRO[PAD3V5V] controls the device configuration.

Value <sup>(1)</sup>	Description
0	High voltage supply is 5.0 V
1	High voltage supply is 3.3 V

#### Table 9. PAD3V5V field description

1. Default manufacturing value is '1'. Value can be programmed by customer in Shadow Flash.



## 3.11.2 NVUSRO[OSCILLATOR\_MARGIN] field description

The fast external crystal oscillator consumption is dependent on the OSCILLATOR\_MARGIN bit value. *Table 10* shows how NVUSRO[OSCILLATOR\_MARGIN] controls the device configuration.

Value <sup>(1)</sup>	Description
0	Low consumption configuration (4 MHz/8 MHz)
1	High margin configuration (4 MHz/16 MHz)

#### Table 10. OSCILLATOR\_MARGIN field description

1. Default manufacturing value is '1'. Value can be programmed by customer in Shadow Flash.

## 3.11.3 NVUSRO[WATCHDOG\_EN] field description

The watchdog enable/disable configuration after reset is dependent on the WATCHDOG\_EN bit value. *Table 11* shows how NVUSRO[WATCHDOG\_EN] controls the device configuration.

#### Table 11. WATCHDOG\_EN field description

Value <sup>(1)</sup>	Description
0	Disable after reset
1	Enable after reset

1. Default manufacturing value is '1'. Value can be programmed by customer in Shadow Flash.

## 3.12 Absolute maximum ratings

#### Table 12. Absolute maximum ratings

Symbo	.1	Doromotor	Conditions Value		alue	l Init
Symbo	)	Parameter	Conditions	Min	Max	Unit
V <sub>SS</sub>	SR	Digital ground on VSS_HV pins	—	0	0	V
V <sub>DD</sub>	SR	Voltage on VDD_HV pins with respect to ground (V <sub>SS</sub> )	—	-0.3	6.0	V
V <sub>SS_LV</sub>		Voltage on VSS_LV (low voltage digital supply) pins with respect to ground (V <sub>SS</sub> )	_	V <sub>SS</sub> -0.1	V <sub>SS</sub> +0.1	V
V	SR	Voltage on VDD_BV pin (regulator	—	-0.3	6.0	V
V <sub>DD_BV</sub>	SK	supply) with respect to ground ( $V_{SS}$ )	Relative to V <sub>DD</sub>	-0.3	V <sub>DD</sub> +0.3	v
V <sub>SS_ADC</sub>	SR	Voltage on VSS_HV_ADC (ADC reference) pin with respect to ground (V <sub>SS</sub> )	_	V <sub>SS</sub> -0.1	V <sub>SS</sub> +0.1	V
V <sub>DD_ADC</sub>	SD	Voltage on VDD_HV_ADC pin (ADC		-0.3	6.0	V
VDD_ADC		reference) with respect to ground (V <sub>SS</sub> )	Relative to V <sub>DD</sub>	V <sub>DD</sub> -0.3	V <sub>DD</sub> +0.3	



Symbol		Doromotor	Conditions	v	/alue	linit
Зушьо	1	Parameter	Conditions	Min	Max	Unit
V	SR	Voltage on any GPIO pin with respect to	—	-0.3	6.0	V
V <sub>IN</sub>	31	ground (V <sub>SS</sub> )	Relative to V <sub>DD</sub>	—	V <sub>DD</sub> +0.3	v
I <sub>INJPAD</sub>	SR	Injected input current on any pin during overload condition	_	-10	10	mA
I <sub>INJSUM</sub>	SR	Absolute sum of all injected input currents during overload condition	—	-50	50	
1	SR	Sum of all the static I/O current within a	V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0	_	70	mA
IAVGSEG	SK	supply segment	V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1	_	64	
I <sub>CORELV</sub>	SR	Low voltage static current sink through VDD_BV	_	_	150	mA
T <sub>STORAGE</sub>	SR	Storage temperature	—	-55	150	°C

Table 12. Absolute maximum ratings (continued)

Note: Stresses exceeding the recommended absolute maximum ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During overload conditions ( $V_{IN} > V_{DD}$  or  $V_{IN} < V_{SS}$ ), the voltage on pins with respect to ground ( $V_{SS}$ ) must not exceed the recommended values.

# 3.13 Recommended operating conditions

Symbol		Parameter	Conditions	Va	lue	Unit
Symbol		Falameter	Conditions	Min	Max	Unit
V <sub>SS</sub>	SR	Digital ground on VSS_HV pins	—	0	0	V
V <sub>DD</sub> <sup>(1)</sup>	SR	Voltage on VDD_HV pins with respect to ground (V <sub>SS</sub> )	_	3.0	3.6	V
V <sub>SS_LV</sub> <sup>(2)</sup>	SR	Voltage on VSS_LV (low voltage digital supply) pins with respect to ground (V <sub>SS</sub> )	_	V <sub>SS</sub> -0.1	V <sub>SS</sub> +0.1	V
V <sub>DD BV</sub> <sup>(3)</sup>	SR	Voltage on VDD_BV pin (regulator supply) with	_	3.0	3.6	v
VDD_BV	SK	respect to ground (V <sub>SS</sub> )	Relative to $V_{\text{DD}}$	V <sub>DD</sub> -0.1	V <sub>DD</sub> +0.1	v
V <sub>SS_ADC</sub>	SR	Voltage on VSS_HV_ADC (ADC reference) pin with respect to ground (V <sub>SS</sub> )	_	V <sub>SS</sub> -0.1	V <sub>SS</sub> +0.1	V
V <sub>DD_ADC</sub> <sup>(4)</sup>	SR	Voltage on VDD_HV_ADC pin (ADC reference)	—	3.0 <sup>(5)</sup>	3.6	v
▼DD_ADC`´	JK	with respect to ground $(V_{SS})$	Relative to $V_{DD}$	V <sub>DD</sub> -0.1	V <sub>DD</sub> +0.1	v

Table 13. Recommended operating conditions (3.3 V)



Symbol		Parameter	Conditions	Va	Unit	
Symbol		Farameter	Conditions	Min	Max              V <sub>DD</sub> +0.1           5           50           250 x 10 <sup>3</sup> (0.25           [V/µs])	Unit
V	SR	Voltage on any GPIO pin with respect to ground	—	V <sub>SS</sub> -0.1	—	v
V <sub>IN</sub>	SIX	(V <sub>SS</sub> )	Relative to $V_{\text{DD}}$		Max           —           V <sub>DD</sub> +0.1           5           50	v
I <sub>INJPAD</sub>	SR	Injected input current on any pin during overload condition	_	-5	5	mA
I <sub>INJSUM</sub>	SR	Absolute sum of all injected input currents during overload condition	_	-50	50	IIIA
TV <sub>DD</sub>	SR	V <sub>DD</sub> slope to ensure correct power up <sup>(6)</sup>	_	3.0 <sup>(7)</sup>	(0.25	V/s

#### Table 13. Recommended operating conditions (3.3 V) (continued)

1. 100 nF capacitance needs to be provided between each  $V_{\text{DD}}/V_{\text{SS}}$  pair

2. 330 nF capacitance needs to be provided between each  $V_{DD_LLV}/V_{SS_LV}$  supply pair.

3. 400 nF capacitance needs to be provided between V<sub>DD\_BV</sub> and the nearest V<sub>SS\_LV</sub> (higher value may be needed depending on external regulator characteristics).

4. 100 nF capacitance needs to be provided between  $V_{\text{DD}\_\text{ADC}}/V_{\text{SS}\_\text{ADC}}$  pair.

 Full electrical specification cannot be guaranteed when voltage drops below 3.0 V. In particular, ADC electrical characteristics and I/Os DC electrical specification may not be guaranteed. When voltage drops below V<sub>LVDHVL</sub>, device is reset.

6. Guaranteed by device validation.

7. Minimum value of TV<sub>DD</sub> must be guaranteed until V<sub>DD</sub> reaches 2.6 V (maximum value of V<sub>PORH</sub>).

Symbol		Parameter	Conditions	Va	lue	Unit
Symbol		Farameter	Conditions	Min	Max	Unit
V <sub>SS</sub>	SR	Digital ground on VSS_HV pins	—	0	0	V
V <sub>DD</sub> <sup>(1)</sup>	е р	Voltage on VDD_HV pins with respect to	—	4.5	5.5	v
V DD` ´	SK		Voltage drop <sup>(2)</sup>	3.0	5.5	v
V <sub>SS_LV</sub> <sup>(3)</sup>	SR	Voltage on VSS_LV (low voltage digital supply) pins with respect to ground (V <sub>SS</sub> )	_	V <sub>SS</sub> -0.1	V <sub>SS</sub> +0.1	V
	SR	Voltage on VDD_BV pin (regulator supply) with respect to ground (V <sub>SS</sub> )	—	4.5	5.5	
V <sub>DD_BV</sub> <sup>(4)</sup>			Voltage drop <sup>(2)</sup>	3.0	5.5	V
			Relative to V <sub>DD</sub>	V <sub>DD</sub> -0.1	V <sub>DD</sub> +0.1	
V <sub>SS_ADC</sub>	SR	Voltage on VSS_HV_ADC (ADC reference) pin with respect to ground (V <sub>SS</sub>	_	V <sub>SS</sub> -0.1	V <sub>SS</sub> +0.1	V
			—	4.5	5.5	
V <sub>DD_ADC</sub> <sup>(5)</sup>	SR	Voltage on VDD_HV_ADC pin (ADC reference) with respect to ground (V <sub>SS</sub> )	Voltage drop <sup>(2)</sup>	3.0	5.5	V
			Relative to V <sub>DD</sub>	V <sub>DD</sub> -0.1	V <sub>DD</sub> +0.1	
V	СD	Voltage on any GPIO pin with respect to	—	V <sub>SS</sub> -0.1	—	v
V <sub>IN</sub>			Relative to V <sub>DD</sub>	—	V <sub>DD</sub> +0.1	

## Table 14. Recommended operating conditions (5.0 V)



Cumhal	Description		Conditions	Va	lue	l lm it
Symbol		Parameter	Conditions	Min	Max	Unit
I <sub>INJPAD</sub>	SR	Injected input current on any pin during overload condition	_	-5	5	mA
I <sub>INJSUM</sub>	SR	Absolute sum of all injected input currents during overload condition	_	-50	50	mA
TV <sub>DD</sub>	SR	V <sub>DD</sub> slope to ensure correct power up <sup>(6)</sup>	_	3.0 <sup>(7)</sup>	250 x 10 <sup>3</sup> (0.25 [V/µs])	V/s

#### Table 14. Recommended operating conditions (5.0 V) (continued)

1. 100 nF capacitance needs to be provided between each  $V_{DD}/V_{SS}$  pair.

2. Full device operation is guaranteed by design when the voltage drops below 4.5 V down to 3.0 V. However, certain analog electrical characteristics will not be guaranteed to stay within the stated limits.

3. 330 nF capacitance needs to be provided between each  $V_{\text{DD}\_\text{LV}}/V_{\text{SS}\_\text{LV}}$  supply pair.

4. 100 nF capacitance needs to be provided between  $V_{DD_BV}$  and the nearest  $V_{SS_LV}$  (higher value may be needed depending on external regulator characteristics).

5.  $1 \,\mu\text{F}$  (electrolithic/tantalum) + 47 nF (ceramic) capacitance needs to be provided between  $V_{DD\_ADC}/V_{SS\_ADC}$  pair. Another ceramic cap of 10 nF with low inductance package can be added.

- 6. Guaranteed by device validation.
- 7. Minimum value of TV<sub>DD</sub> must be guaranteed until V<sub>DD</sub> reaches 2.6 V (maximum value of V<sub>PORH</sub>).

Note: RAM data retention is guaranteed with V<sub>DD LV</sub> not below 1.08 V.

## 3.14 Thermal characteristics

## 3.14.1 Package thermal characteristics

Syn	nbol	С	Parameter	Conditions <sup>(2)</sup>	Pin count	Value	Unit
					64	60	
				Single-layer board - 1s	100	64	
	<u> </u>	D	Thermal resistance, junction-to-		144	64	°C/W
R <sub>0JA</sub> CC		D	ambient natural convection <sup>(3)</sup>		64	42	C/VV
				Four-layer board - 2s2p	100	51	
					144	49	
				Single-layer board - 1s	64	24	• °C/W
					100	36	
Б	сс	D	Thermal resistance, junction-to-		144	37	
$R_{\theta J B}$		D	board <sup>(4)</sup>		64	24	
				Four-layer board - 2s2p	100	34	
					144	35	

#### Table 15. LQFP thermal characteristics<sup>(1)</sup>

DocID14619 Rev 13



Syn	nbol	С	Parameter	Conditions <sup>(2)</sup>	Pin count	Value	Unit
					64	11	
				Single-layer board - 1s	100	22	
D	сс	D	Thermal resistance, junction-to-		144	22	°C/W
$R_{ extsf{ heta}JC}$		D	case <sup>(5)</sup>		64	11	0/11
				Four-layer board - 2s2p	100	22	
					144	22	
			Junction-to-board thermal characterization parameter, natural convection		64	TBD	
				Single-layer board - 1s	100	33	°C/W
W	сс	D			144	34	
$\Psi_{JB}$	00			Four-layer board - 2s2p	64	TBD	
					100	34	
					144	35	
					64	TBD	
				Single-layer board - 1s	100	9	°C/W
W	сс	D	Junction-to-case thermal		144	10	
$\Psi_{JC}$			characterization parameter, natural convection		64	TBD	
				Four-layer board - 2s2p	100	9	
					144	10	

Table 15. LQFP thermal characteristics <sup>(1)</sup>	(continued)
---	-------------

1. Thermal characteristics are based on simulation.

2.  $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$ ,  $T_A = -40$  to 125 °C

3. Junction-to-ambient thermal resistance determined per JEDEC JESD51-3 and JESD51-6. Thermal test board meets JEDEC specification for this package.

- 4. Junction-to-board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC specification for the specified package.
- 5. Junction-to-case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.

## 3.14.2 Power considerations

The average chip-junction temperature,  $T_J$ , in degrees Celsius, may be calculated using *Equation 1*:

## Equation $1T_J = T_A + (P_D \times R_{\theta JA})$

Where:

 $T_A$  is the ambient temperature in °C.

 $\mathsf{R}_{\theta \mathsf{J}\mathsf{A}}$  is the package junction-to-ambient thermal resistance, in °C/W.

 $P_D$  is the sum of  $P_{INT}$  and  $P_{I/O} (P_D = P_{INT} + P_{I/O})$ .

 $\mathsf{P}_{\mathsf{INT}}$  is the product of  $\mathsf{I}_{\mathsf{DD}}$  and  $\mathsf{V}_{\mathsf{DD}},$  expressed in watts. This is the chip internal power.

P<sub>I/O</sub> represents the power dissipation on input and output pins; user determined.



Most of the time for the applications,  $P_{I/O} < P_{INT}$  and may be neglected. On the other hand,  $P_{I/O}$  may be significant, if the device is configured to continuously drive external modules and/or memories.

An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is given by:

#### Equation 2 $P_D = K / (T_J + 273 °C)$

Therefore, solving equations *Equation 1* and *Equation 2*:

## Equation 3 K = $P_D x (T_A + 273 °C) + R_{\theta JA} x P_D^2$

Where:

K is a constant for the particular part, which may be determined from *Equation 3* by measuring P<sub>D</sub> (at equilibrium) for a known T<sub>A</sub>. Using this value of K, the values of P<sub>D</sub> and T<sub>J</sub> may be obtained by solving equations *Equation 1* and *Equation 2* iteratively for any value of T<sub>A</sub>.

## 3.15 I/O pad electrical characteristics

## 3.15.1 I/O pad types

The device provides four main I/O pad types depending on the associated alternate functions:

- Slow pads—These pads are the most common pads, providing a good compromise between transition time and low electromagnetic emission.
- Medium pads—These pads provide transition fast enough for the serial communication channels with controlled current to reduce electromagnetic emission.
- Fast pads—These pads provide maximum speed. There are used for improved Nexus debugging capability.
- Input only pads—These pads are associated to ADC channels and the external 32 kHz crystal oscillator (SXOSC) providing low input leakage.

Medium and Fast pads can use slow configuration to reduce electromagnetic emission, at the cost of reducing AC performance.

## 3.15.2 I/O input DC characteristics

Table 16 provides input DC electrical characteristics as described in Figure 6.





#### Figure 6. I/O input DC electrical characteristics definition

Table 16. I/O input DC electrical characteristics												
Cumh		~	Devementer	Condit	(1)		Value					
Symb	001	С	Parameter	Condit	Conditions <sup>(1)</sup>			Мах	Unit			
V <sub>IH</sub>	SR	Ρ	Input high level CMOS (Schmitt Trigger)	_		$0.65 V_{DD}$	_	V <sub>DD</sub> +0.4				
V <sub>IL</sub>	SR	Ρ	Input low level CMOS (Schmitt Trigger)	_		-0.4		0.35V <sub>DD</sub>	V			
V <sub>HYS</sub>	сс	С	Input hysteresis CMOS (Schmitt Trigger)			0.1V <sub>DD</sub>	_	—				
		D		No injection	T <sub>A</sub> = −40 °C	—	2	200				
		D			T <sub>A</sub> = 25 °C	—	2	200	nA			
I <sub>LKG</sub>	СС	D	Digital input leakage	on adjacent	T <sub>A</sub> = 85 °C	_	5	300				
		D		pin	T <sub>A</sub> = 105 °C	_	12	500				
		Ρ			T <sub>A</sub> = 125 °C		70	1000				
$W_{FI}^{(2)}$	SR	Ρ	Wakeup input filtered pulse	-	_	—	_	40	ns			
W <sub>NFI</sub> <sup>(2)</sup>	SR	Ρ	Wakeup input not filtered pulse	-	_	1000	_	_	ns			

1.  $V_{DD}$  = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%,  $T_A$  = –40 to 125 °C, unless otherwise specified

2. In the range from 40 to 1000 ns, pulses can be filtered or not filtered, according to operating temperature and voltage.



## 3.15.3 I/O output DC characteristics

The following tables provide DC characteristics for bidirectional pads:

- Table 17 provides weak pull figures. Both pull-up and pull-down resistances are supported.
- *Table 18* provides output driver characteristics for I/O pads when in SLOW configuration.
- *Table 19* provides output driver characteristics for I/O pads when in MEDIUM configuration.
- Table 20 provides output driver characteristics for I/O pads when in FAST configuration.

Symbol		с	Parameter	Conditions <sup>(1)</sup>			Value			
		C	Farameter	Conditions		Min	Тур	Max	Unit	
	Ρ			PAD3V5V = 0	10	_	150			
	С	Weak pull-up current absolute value	$V_{IN} = V_{IL}, V_{DD} = 5.0 V \pm 10\%$	PAD3V5V = 1 <sup>(2)</sup>	10	_	250	μΑ		
		Ρ		$V_{IN} = V_{IL}, V_{DD} = 3.3 \text{ V} \pm 10\%$	PAD3V5V = 1	10	—	150		
	_	Ρ		V <sub>IN</sub> = V <sub>IH</sub> , V <sub>DD</sub> = 5.0 V ± 10%	PAD3V5V = 0	10	—	150		
I <sub>WPD</sub>	C C	С	Weak pull-down current absolute value	$v_{\rm IN} = v_{\rm IH}, v_{\rm DD} = 5.0 v \pm 10.0$	PAD3V5V = 1	10	—	250	μA	
		Ρ		$V_{IN} = V_{IH}, V_{DD} = 3.3 \text{ V} \pm 10\%$	PAD3V5V = 1	10	_	150		

#### Table 17. I/O pull-up/pull-down DC electrical characteristics

1. V<sub>DD</sub> = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%, T<sub>A</sub> = –40 to 125 °C, unless otherwise specified.

 The configuration PAD3V5 = 1 when V<sub>DD</sub> = 5 V is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

### Table 18. SLOW configuration output buffer electrical characteristics

Sum	Symbol		Parameter		Conditions <sup>(1)</sup>		Unit		
Symbol		C	Farameter		Conditions		Тур	Max	onic
		Ρ	Output high level	Push Pull	$I_{OH} = -2 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$ (recommended)	0.8V <sub>DD</sub>	_	_	V
V <sub>OH</sub>	сс	С			$I_{OH} = -2 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1^{(2)}$	0.8V <sub>DD</sub>	_	_	
		С			$I_{OH} = -1 \text{ mA},$ $V_{DD} = 3.3 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1$ (recommended)	V <sub>DD</sub> -0.8	_	_	



Symbol		<u>ر</u>	Parameter		Conditions <sup>(1)</sup>		Unit		
Sym	Symbol		Farameter		Conditions	Min	Тур	Max	Unit
		Ρ			$I_{OL} = 2 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$ (recommended)	_	_	0.1V <sub>DD</sub>	
V <sub>OL</sub>	сс	с	COUTPUT IOW IEVEI	Push Pull	I <sub>OL</sub> = 2 mA, V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 1 <sup>(2)</sup>	_	_	0.1V <sub>DD</sub>	V
		с			I <sub>OL</sub> = 1 mA, V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1 (recommended)	_	_	0.5	

1.  $V_{DD}$  = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%,  $T_A$  = –40 to 125 °C, unless otherwise specified

2. The configuration PAD3V5 = 1 when V<sub>DD</sub> = 5 V is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

S	Symbol		Parameter		Conditions <sup>(1)</sup>	١		Unit	
Sym	IDOI	C	Farameter		Conditions	Min	Тур	Max	Unit
		С			I <sub>OH</sub> = −3.8 mA, V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0	0.8V <sub>DD</sub>	_	_	
		Ρ			$I_{OH} = -2 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$ (recommended)	0.8V <sub>DD</sub>	_	_	
V <sub>OH</sub>	сс	С	Output high level MEDIUM configuration	Push Pull	$I_{OH} = -1 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1^{(2)}$	0.8V <sub>DD</sub>	_	_	V
		С	-		$I_{OH} = -1 \text{ mA},$ $V_{DD} = 3.3 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1$ (recommended)	V <sub>DD</sub> -0.8	_	_	
		С			I <sub>OH</sub> = –100 μA, V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0	0.8V <sub>DD</sub>	_	_	
		С			I <sub>OL</sub> = 3.8 mA, V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0			0.2V <sub>DD</sub>	
		Ρ			$I_{OL} = 2 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$ (recommended)		_	0.1V <sub>DD</sub>	
V <sub>OL</sub>	сс	С	Output low level MEDIUM configuration	Push Pull	$I_{OL} = 1 \text{ mA},$ $V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1^{(2)}$	_	_	0.1V <sub>DD</sub>	V
		с		$I_{OL} = 1 \text{ mA},$ $V_{DD} = 3.3 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1$ (recommended)		_	0.5		
		С			I <sub>OL</sub> = 100 μA, V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0			0.1V <sub>DD</sub>	

Table 19. MEDIUM	configuration	output buffer	electrical	characteristics
	ooninguruuon	output build	cicotiioui	011010010110100

1.  $V_{DD}$  = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%,  $T_A$  = –40 to 125 °C, unless otherwise specified



 The configuration PAD3V5 = 1 when V<sub>DD</sub> = 5 V is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

Sum	Symbol C		Parameter		Conditions <sup>(1)</sup>				Unit
Jym			Falameter		Conditions	Min	Тур	Max	onic
		Ρ			$I_{OH} = -14$ mA, $V_{DD} = 5.0 V \pm 10\%$ , PAD3V5V = 0 (recommended)	0.8V <sub>DD</sub>	_	_	
V <sub>OH</sub>	сс	C C Output high level	Output high level FAST configuration		$I_{OH} = -7mA,$ $V_{DD} = 5.0 V \pm 10\%, PAD3V5V = 1(2)$	0.8V <sub>DD</sub>	_	_	V
		С			$I_{OH} = -11$ mA, $V_{DD} = 3.3 V \pm 10\%$ , PAD3V5V = 1 (recommended)	V <sub>DD</sub> 0.8	_	_	
		Ρ			$I_{OL} = 14mA$ , $V_{DD} = 5.0 V \pm 10\%$ , PAD3V5V = 0 (recommended)		_	0.1V <sub>DD</sub>	
V <sub>OL</sub>	сс	С	Output low level FAST configuration	Push Pull	$I_{OL} = 7mA,$ $V_{DD} = 5.0 V \pm 10\%, PAD3V5V = 1(2)$			0.1V <sub>DD</sub>	V
		С			I <sub>OL</sub> = 11mA, V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1 (recommended)	_	_	0.5	

1. V\_{DD} = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%, T\_A = -40 to 125 °C, unless otherwise specified

 The configuration PAD3V5 = 1 when V<sub>DD</sub> = 5 V is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

## 3.15.4 Output pin transition times

### Table 21. Output pin transition times

6.1	Symbol		Parameter			Unit			
J			Falameter		Conditions <sup>(1)</sup>	Min	Тур	Max	Onit
		D		C <sub>L</sub> = 25 pF		_	—	50	
		Т	Output transition time output	C <sub>L</sub> = 50 pF	V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0	—	—	100	
+		D		C <sub>L</sub> = 100 pF				125	ns
t <sub>tr</sub>	CC	CC pin <sup>(2)</sup> D SLOW	SLOW configuration	C <sub>L</sub> = 25 pF		—	—	50	115
	1	Т	-	C <sub>L</sub> = 50 pF	V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1	_		100	
		D	C <sub>L</sub> = 100 pF				125		



<b>S</b> 14	mhal	~	Deremeter		Conditions <sup>(1)</sup>	Value			Unit
Зу	mbol	C	Parameter		Conditions	Min	Тур	Max	Unit
		D		C <sub>L</sub> = 25 pF		—	—	10	
		Т		C <sub>L</sub> = 50 pF		—	—	20	
	<u> </u>	D	Output transition time output	C <sub>L</sub> = 100 pF	SIUL.PCRx.SRC = 1	_	_	40	
t <sub>tr</sub>	СС	D	EDIUM configuration	C <sub>L</sub> = 25 pF		—	—	12	ns
	Т	Т		C <sub>L</sub> = 50 pF		_	—	25	
		D		C <sub>L</sub> = 100 pF	SIUL.PCRx.SRC = 1	_	_	40	
				C <sub>L</sub> = 25 pF		—	—	4	
				C <sub>L</sub> = 50 pF	V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0	_	—	6	
+	t <sub>tr</sub> CC E		Output transition time output pin <sup>(2)</sup>	C <sub>L</sub> = 100 pF		_	—	12	20
۲tr			FAST configuration	C <sub>L</sub> = 25 pF		—	—	4	ns
				C <sub>L</sub> = 50 pF	V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1	_	—	7	
				C <sub>L</sub> = 100 pF		_	_	12	

Table 21.	Output	pin transition	times (	(continued)
	e aip ai j			

1.  $V_{DD}$  = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%,  $T_A$  = –40 to 125 °C, unless otherwise specified

2. C<sub>L</sub> includes device and package capacitances (C<sub>PKG</sub> < 5 pF).

## 3.15.5 I/O pad current specification

The I/O pads are distributed across the I/O supply segment. Each I/O supply segment is associated to a  $V_{DD}/V_{SS}$  supply pair as described in *Table 22*.

Deekere	Supply segment										
Package	1	2	3	4	5	6					
LBGA208 <sup>(1)</sup>	Equival	ent to LQFP144	segment pad dis	tribution	МСКО	MDOn/MSEO					
LQFP144	pin20–pin49	pin51–pin99	pin100-pin122	pin 123–pin19	—	—					
LQFP100	pin16–pin35	pin37–pin69	pin70–pin83	pin 84–pin15	_	—					
LQFP64 <sup>(2)</sup>	pin8–pin26	pin28–pin55	pin56–pin7	—	_	—					

Table 22. I/O supply segment

1. LBGA208 available only as development package for Nexus2+

2. All LQFP64 information is indicative and must be confirmed during silicon validation.

Table 23 provides I/O consumption figures.

In order to ensure device reliability, the average current of the I/O on a single segment should remain below the  $I_{\rm AVGSEG}$  maximum value.



Gumba		0	Deveneter	Condit	:(1)		Value		l lmit
Symbo	1	С	Parameter	Condit	lons\`'	Min	Тур	Max	Unit
I <sub>SWTSLW</sub>	сс	L	Dynamic I/O current for		$V_{DD} = 5.0 V \pm 10\%,$ PAD3V5V = 0	_	_	20	
(2)		U	SLOW configuration	C <sub>L</sub> = 25 pF	V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1	_	_	16	- mA
I <sub>SWTMED</sub> <sup>(2</sup>	сс	D	Dynamic I/O current for	C <sub>L</sub> = 25 pF	$V_{DD} = 5.0 V \pm 10\%,$ PAD3V5V = 0	_	_	29	mA
)		U	MEDIUM configuration	0 <sub>L</sub> = 25 pr	V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1	_	_	17	mA
(2)	<u> </u>	D	Dynamic I/O current for FAST configuration	C <sub>1</sub> = 25 pF	$V_{DD} = 5.0 V \pm 10\%,$ PAD3V5V = 0	_	_	110	mA
'SWTFST` ′		U	FAST configuration	0 <sub>L</sub> = 25 pr	V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1	_	_	50	mA
				C <sub>L</sub> = 25 pF, 2 MHz		_	_	2.3	
				C <sub>L</sub> = 25 pF, 4 MHz	V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0		_	3.2	
I <sub>RMSSLW</sub>	<u> </u>	Р	Root mean square I/O current for SLOW	C <sub>L</sub> = 100 pF, 2 MHz		_	_	6.6	
	CC	U	configuration	C <sub>L</sub> = 25 pF, 2 MHz		_	_	1.6	mA
				C <sub>L</sub> = 25 pF, 4 MHz	V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1	_	_	2.3	
				C <sub>L</sub> = 100 pF, 2 MHz		_	_	4.7	
				C <sub>L</sub> = 25 pF, 13 MHz		—	_	6.6	-
				C <sub>L</sub> = 25 pF, 40 MHz	V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0	_	_	13.4	
l	CC	П	Root mean square I/O current for MEDIUM	C <sub>L</sub> = 100 pF, 13 MHz		_	_	18.3	mA
IRMSMED	CC	U	configuration	C <sub>L</sub> = 25 pF, 13 MHz		_	_	5	
				C <sub>L</sub> = 25 pF, 40 MHz	V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1	_	_	8.5	
				C <sub>L</sub> = 100 pF, 13 MHz		_	_	11	
				C <sub>L</sub> = 25 pF, 40 MHz		_	_	22	
				C <sub>L</sub> = 25 pF, 64 MHz	$V_{DD} = 5.0 V \pm 10\%,$ PAD3V5V = 0	—	—	33	
	CC	П	Root mean square I/O current for FAST	C <sub>L</sub> = 100 pF, 40 MHz		_	_	56	mA
I <sub>RMSFST</sub> CC	00		configuration	C <sub>L</sub> = 25 pF, 40 MHz		_	—	14	
			C <sub>L</sub> = 25 pF, 64 MHz	V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1			20		
				C <sub>L</sub> = 100 pF, 40 MHz		—	—	35	
I .	СD		Sum of all the static I/O current within a supply	V <sub>DD</sub> = 5.0 V ± 10%, P/	AD3V5V = 0		—	70	- m^
I <sub>AVGSEG</sub>	эк	ט	segment	V <sub>DD</sub> = 3.3 V ± 10%, P/	AD3V5V = 1	—	—	65	mA

Table 23. I/O consumption

1. V\_{DD} = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%, T\_A = -40 to125 °C, unless otherwise specified

2. Stated maximum values represent peak consumption that lasts only a few ns during I/O transition.

Table 24 provides the weight of concurrent switching I/Os.



Due to the dynamic current limitations, the sum of the weight of concurrent switching I/Os on a single segment must not exceed 100% to ensure device functionality.

Gum					LQFP144/	LQFP100	<u> </u>		LQFF	P64 <sup>(2)</sup>	
Sup	ply seg	ment	Pad	Weigh	nt 5 V	Weight 3.3 V		Weight 5 V		Weight 3.3 V	
LQFP 144	LQFP 100	LQFP 64		SRC <sup>(3)</sup> = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1
		3	PB[3]	10%	—	12%	_	10%	_	12%	—
	4	5	PC[9]	10%	_	12%		10%		12%	
	4		PC[14]	9%	_	11%				_	
4	4		PC[15]	9%	13%	11%	12%			_	_
			PG[5]	9%	_	11%				_	
	_		PG[4]	9%	12%	10%	11%			_	_
	—	_	PG[3]	9%	—	10%	_	_		—	_
	—	_	PG[2]	8%	12%	10%	10%	_		—	_
		3	PA[2]	8%	—	9%	_	8%		9%	—
		_	PE[0]	8%	—	9%	_	_		—	_
		3	PA[1]	7%	_	9%		7%		9%	
4			PE[1]	7%	10%	8%	9%			_	_
-	4	—	PE[8]	7%	9%	8%	8%			—	—
		_	PE[9]	6%	—	7%	_	_	_	—	—
		_	PE[10]	6%	—	7%		_		—	—
		3	PA[0]	5%	8%	6%	7%	5%	8%	6%	7%
		_	PE[11]	5%	—	6%	_	_	_	—	—

Table 24. I/O weight<sup>(1)</sup>



Sum	ply seg	mont			LQFP144/	LQFP100			LQFF	P64 <sup>(2)</sup>	
Sup	piy seg	ment	Pad	Weigh	nt 5 V	Weigh	t 3.3 V	Weight 5 V		Weight 3.3 V	
LQFP 144	LQFP 100	LQFP 64		SRC <sup>(3)</sup> = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1
	—	—	PG[9]	9%	—	10%	_	—	—	—	—
		_	PG[8]	9%	—	11%	_	—	_	—	—
	1	_	PC[11]	9%	—	11%	_	—		—	_
	1	1	PC[10]	9%	13%	11%	12%	9%	13%	11%	12%
	_	_	PG[7]	10%	14%	11%	12%	—	_	—	—
	—	_	PG[6]	10%	14%	12%	12%	—		—	_
1	1	1	PB[0]	10%	14%	12%	12%	10%	14%	12%	12%
	1	1	PB[1]	10%	—	12%	_	10%	_	12%	—
		_	PF[9]	10%	—	12%	_	—	-	—	—
			PF[8]	10%	15%	12%	13%	—	_	—	—
1			PF[12]	10%	15%	12%	13%	—	_	—	—
	1	1	PC[6]	10%	—	12%	_	10%	-	12%	—
	1	1	PC[7]	10%	—	12%		10%		12%	—
	_	_	PF[10]	10%	14%	12%	12%	_	_	_	_
		_	PF[11]	10%	_	11%	_	_	_	_	—
	1	1	PA[15]	9%	12%	10%	11%	9%	12%	10%	11%
	—	—	PF[13]	8%	—	10%		—		—	—
			PA[14]	8%	11%	9%	10%	8%	11%	9%	10%
			PA[4]	8%	—	9%		8%		9%	—
	1	1	PA[13]	7%	10%	9%	9%	7%	10%	9%	9%
			PA[12]	7%	—	8%		7%	—	8%	—

## Table 24. I/O weight<sup>(1)</sup> (continued)



## SPC560B40x/50x, SPC560C40x/50x

					LQFP144/	LQFP100	(*******		LQFF	P64 <sup>(2)</sup>	
Sup	ply seg	ment	Pad	Weigh	nt 5 V	Weigh	t 3.3 V	Weig	ht 5 V	Weight 3.3 V	
LQFP 144	LQFP 100	LQFP 64	Fau	SRC <sup>(3)</sup> = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1
			PB[9]	1%	_	1%		1%		1%	_
	2	2	PB[8]	1%	_	1%		1%		1%	_
			PB[10]	6%	_	7%		6%		7%	_
	_		PF[0]	6%	_	7%				_	_
	—		PF[1]	7%	—	8%	_	_		—	—
	_		PF[2]	7%	—	8%	_			_	—
	—	_	PF[3]	7%	—	9%	_			—	—
	_		PF[4]	8%	—	9%	_			_	—
	—	_	PF[5]	8%	—	10%	_			—	—
	_	_	PF[6]	8%	—	10%	_	_	_	—	—
	_	_	PF[7]	9%	—	10%	_	_	_	—	—
		_	PD[0]	1%	—	1%	_	_		—	—
		_	PD[1]	1%	—	1%	_	_	_	—	—
		_	PD[2]	1%	—	1%	_	_	_	—	—
		_	PD[3]	1%	—	1%	_	_	-	—	—
2		_	PD[4]	1%	—	1%	_	_	_	—	—
		_	PD[5]	1%	—	1%	_	_	_	—	—
		_	PD[6]	1%	—	1%	_	_	-	—	—
		_	PD[7]	1%	—	1%				—	—
		_	PD[8]	1%	—	1%				—	—
	2		PB[4]	1%	_	1%	_	1%	_	1%	_
	2	0	PB[5]	1%		1%		1%		2%	_
		2	PB[6]	1%	_	1%		1%	_	2%	_
			PB[7]	1%		1%	_	1%	_	2%	
		—	PD[9]	1%		1%		_	_	—	—
		—	PD[10]	1%		1%	_	_	_	—	—
		_	PD[11]	1%		1%					—
		2	PB[11]	11%	_	13%	_	17%		21%	—
		—	PD[12]	11%		13%	_	—	_	—	—
		2	PB[12]	11%		13%		18%		21%	—
		—	PD[13]	10%		12%		_	_	—	—

# Table 24. I/O weight<sup>(1)</sup> (continued)



					LQFP144/	LQFP100	<b>(</b>		LQFF	P64 <sup>(2)</sup>	
Sup	ply seg	ment	Pad	Weigh	nt 5 V	Weigh	t 3.3 V	Weig	ht 5 V	Weight 3.3 V	
LQFP 144	LQFP 100	LQFP 64	1 44	SRC <sup>(3)</sup> = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1
		2	PB[13]	10%	—	12%	_	18%	_	21%	_
		_	PD[14]	10%	—	12%	_	—	_	—	_
	2	2	PB[14]	10%	—	12%		18%		21%	_
	2	_	PD[15]	10%	—	11%	_	—		—	_
		2	PB[15]	9%	—	11%		18%		21%	_
		2	PA[3]	9%	—	11%		18%		21%	
2		_	PG[13]	9%	13%	10%	11%	—		—	
	_		PG[12]	9%	12%	10%	11%				_
		_	PH[0]	5%	8%	6%	7%	—		—	
	_	_	PH[1]	5%	7%	6%	6%	—		—	_
	_	_	PH[2]	5%	6%	5%	6%	—		—	_
		_	PH[3]	4%	6%	5%	5%	—		—	_
		_	PG[1]	4%	—	4%	_	—	_	—	_
		_	PG[0]	3%	4%	4%	4%	—	_	—	_
	—	_	PF[15]	3%	—	4%	_	—	_	—	_
		_	PF[14]	4%	5%	5%	5%	—	_	—	_
		_	PE[13]	4%	—	5%	_	—	_	—	_
			PA[7]	5%	—	6%	_	16%	_	19%	_
			PA[8]	5%	—	6%	_	16%	_	19%	_
	3	2	PA[9]	5%	—	6%		15%		18%	_
	5		PA[10]	6%	_	7%		15%		18%	
			PA[11]	6%	_	8%		14%		17%	
3			PE[12]	7%	_	8%		_		_	
	_	_	PG[14]	7%	_	8%					_
			PG[15]	7%	10%	8%	9%				_
			PE[14]	7%	_	8%					_
	—	_	PE[15]	7%	9%	8%	8%	—			_
	—		PG[10]	6%	_	8%		_		_	_
	—		PG[11]	6%	9%	7%	8%	_		_	_
	3	2	PC[3]	6%	_	7%		7%		9%	_
	3	2 –	PC[2]	6%	8%	7%	7%	6%	9%	8%	8%

## Table 24. I/O weight<sup>(1)</sup> (continued)



					LQFP144/	LQFP100	(0011111	LQFP64 <sup>(2)</sup>				
Sup	ply seg	ment	Pad	Weigh	nt 5 V	Weigh	t 3.3 V	Weight 5 V Weight 3			t 3.3 V	
LQFP 144	LQFP 100	LQFP 64		SRC <sup>(3)</sup> = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1	
			PA[5]	5%	7%	6%	6%	6%	8%	7%	7%	
3	3	2	PA[6]	5%	—	6%	_	5%		6%	_	
3	3	2	PH[10]	4%	6%	5%	5%	5%	7%	6%	6%	
			PC[1]	5%	—	5%	_	5%	_	5%	_	
		3	PC[0]	6%	9%	7%	8%	6%	9%	7%	8%	
		3	PH[9]	7	7	8	8	7	7	8	8	
	4	_	PE[2]	7%	10%	9%	9%	_	_	—	_	
		_	PE[3]	8%	11%	9%	9%			—		
		3	PC[5]	8%	11%	9%	10%	8%	11%	9%	10%	
		3	PC[4]	8%	12%	10%	10%	8%	12%	10%	10%	
		_	PE[4]	8%	12%	10%	11%	_	_	_	_	
		_	PE[5]	9%	12%	10%	11%	_	_	_	_	
		_	PH[4]	9%	13%	11%	11%			—		
4		_	PH[5]	9%	—	11%				—		
		_	PH[6]	9%	13%	11%	12%	_	_	_	_	
			PH[7]	9%	13%	11%	12%	_		_	_	
			PH[8]	10%	14%	11%	12%	_		_	_	
		—	PE[6]	10%	14%	12%	12%	—	_		—	
		_	PE[7]	10%	14%	12%	12%			—		
		_	PC[12]	10%	14%	12%	13%	_	_	—	—	
	4	—	PC[13]	10%	—	12%				—		
			PC[8]	10%	—	12%		10%		12%	—	
		3	PB[2]	10%	15%	12%	13%	10%	15%	12%	13%	

## Table 24. I/O weight<sup>(1)</sup> (continued)

1. V\_{DD} = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%, T\_A = -40 to125 °C, unless otherwise specified

2. All LQFP64 information is indicative and must be confirmed during silicon validation.

3. SRC: "Slew Rate Control" bit in SIU\_PCR

# 3.16 **RESET** electrical characteristics

The device implements a dedicated bidirectional  $\overline{\text{RESET}}$  pin.





Figure 7. Start-up reset requirements







Symb	2	с	Parameter	Conditions <sup>(1)</sup>			Unit	
Symbol		0	Farameter	Conditions	Min	Тур	Max	Unit
V <sub>IH</sub>	SR	Ρ	Input High Level CMOS (Schmitt Trigger)	—	0.65V <sub>DD</sub>	_	V <sub>DD</sub> +0.4	V
V <sub>IL</sub>	SR	Ρ	Input low Level CMOS (Schmitt Trigger)	—	-0.4	_	0.35V <sub>DD</sub>	V



0	- 1	•	Demonster	Conditions <sup>(1)</sup>		Value		1 Junit			
Symb	01	С	Parameter	Conditions	Min	Тур	Max	Unit			
V <sub>HYS</sub>	сс	С	Input hysteresis CMOS (Schmitt Trigger)	—	0.1V <sub>DD</sub>	—	—	V			
		Ρ		Push Pull, $I_{OL} = 2mA$ , V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0 (recommended)	_	_	0.1V <sub>DD</sub>				
V <sub>OL</sub>	сс	С	Output low level	Push Pull, $I_{OL}$ = 1mA, V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 1 <sup>(2)</sup>	_	_	0.1V <sub>DD</sub>	V			
	(	с		Push Pull, $I_{OL}$ = 1mA, V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1 (recommended)	_	_	0.5				
					C <sub>L</sub> = 25pF, V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0	_	_	10			
					C <sub>L</sub> = 50pF, V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0	_	_	20			
	сс	D	Output transition time	C <sub>L</sub> = 100pF, V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0	_	_	40	ns			
t <sub>tr</sub>					output pin <sup>(3)</sup>	C <sub>L</sub> = 25pF, V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1	_		12	113	
							C <sub>L</sub> = 50pF, V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1	_	_	25	
				C <sub>L</sub> = 100pF, V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1	_	_	40				
W <sub>FRST</sub>	SR	Ρ	RESET input filtered pulse	—	_	_	40	ns			
W <sub>NFRST</sub>	SR	Ρ	RESET input not filtered pulse	—	1000		_	ns			
		Ρ		V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1	10		150				
I <sub>WPU</sub>	сс	D	Weak pull-up current absolute value	V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0	10	_	150	μA			
	F			$V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 1^{(2)}$	10	_	250				

|--|

1. V<sub>DD</sub> = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified

2. This transient configuration does not occurs when device is used in the V\_{DD} = 3.3 V  $\pm$  10% range.

3. CL includes device and package capacitance (CPKG < 5 pF).



## **3.17 Power management electrical characteristics**

## 3.17.1 Voltage regulator electrical characteristics

The device implements an internal voltage regulator to generate the low voltage core supply  $V_{DD\_LV}$  from the high voltage ballast supply  $V_{DD\_BV}$ . The regulator itself is supplied by the common I/O supply  $V_{DD}$ . The following supplies are involved:

- HV—High voltage external power supply for voltage regulator module. This must be provided externally through VDD\_HV power pin.
- BV—High voltage external power supply for internal ballast module. This must be provided externally through VDD\_BV power pin. Voltage values should be aligned with V<sub>DD</sub>.
- LV—Low voltage internal power supply for core, FMPLL and flash digital logic. This is generated by the internal voltage regulator but provided outside to connect stability capacitor. It is further split into four main domains to ensure noise isolation between critical LV modules within the device:
  - LV\_COR—Low voltage supply for the core. It is also used to provide supply for FMPLL through double bonding.
  - LV\_CFLA—Low voltage supply for code flash module. It is supplied with dedicated ballast and shorted to LV\_COR through double bonding.
  - LV\_DFLA—Low voltage supply for data flash module. It is supplied with dedicated ballast and shorted to LV\_COR through double bonding.
  - LV\_PLL—Low voltage supply for FMPLL. It is shorted to LV\_COR through double bonding.





Figure 9. Voltage regulator capacitance connection

The internal voltage regulator requires external capacitance ( $C_{REGn}$ ) to be connected to the device in order to provide a stable low voltage digital supply to the device. Capacitances should be placed on the board as near as possible to the associated pins. Care should also be taken to limit the serial inductance of the board to less than 5 nH.

Each decoupling capacitor must be placed between each of the three V<sub>DD\_LV</sub>/V<sub>SS\_LV</sub> supply pairs to ensure stable voltage (see *Section 3.13: Recommended operating conditions*).

The internal voltage regulator requires a controlled slew rate of both  $V_{DD_HV}$  and  $V_{DD_BV}$  as described in *Figure 10*.





Figure 10. V<sub>DD HV</sub> and V<sub>DD BV</sub> maximum slope

When STANDBY mode is used, further constraints are applied to the both  $V_{DD HV}$  and  $V_{DD_BV}$  in order to guarantee correct regulator function during STANDBY exit. This is described on *Figure 11*.

STANDBY regulator constraints should normally be guaranteed by implementing equivalent of CSTDBY capacitance on application board (capacitance and ESR typical values), but would actually depend on exact characteristics of application external regulator.



Figure 11. V<sub>DD HV</sub> and V<sub>DD BV</sub> supply constraints during STANDBY mode exit

DocID14619 Rev 13



		·	Table 26. Voltage regulator ele		3				
Symbol		с	Parameter	Conditions <sup>(1)</sup>		Value		Unit	
эуший			r ai ailleter	Conditions	Min	Тур	Max	Unit	
C <sub>REGn</sub>	SR		Internal voltage regulator external capacitance	_	200	—	500	nF	
R <sub>REG</sub>	SR	_	Stability capacitor equivalent serial resistance	Range: 10 kHz to 20 MHz	_	_	0.2	W	
C	SR		Decoupling capacitance <sup>(2)</sup> ballast	V <sub>DD_BV</sub> /V <sub>SS_LV</sub> pair: V <sub>DD_BV</sub> = 4.5 V to 5.5 V	100 (3)	470 <sup>(4)</sup>	-	nF	
C <sub>DEC1</sub>	SK			V <sub>DD_BV</sub> /V <sub>SS_LV</sub> pair: V <sub>DD_BV</sub> = 3 V to 3.6 V	400	470	_		
C <sub>DEC2</sub>	SR	_	Decoupling capacitance regulator supply	V <sub>DD</sub> /V <sub>SS</sub> pair	10	100	_	nF	
$\frac{d}{dt}$ VDD	SR		Maximum slope on V <sub>DD</sub>		_	_	250	mV/µs	
Δ <sub>VDD(STDBY)</sub>	SR	_	Maximum instant variation on V <sub>DD</sub> during standby exit		_	—	30	mV	
$\frac{d}{dt}$ VDD(STDBY)	SR		Maximum slope on V <sub>DD</sub> during standby exit		_	_	15	mV/µs	
V <sub>MREG</sub>	сс	Т	Main regulator output voltage	Before exiting from reset	_	1.32	_	v	
		Ρ		After trimming	1.16	1.28	_		
I <sub>MREG</sub>	SR		Main regulator current provided to V <sub>DD_LV</sub> domain	_		—	150	mA	
I <sub>MREGINT</sub>	сс	D	Main regulator module current	I <sub>MREG</sub> = 200 mA	—	—	2	mA	
			consumption	I <sub>MREG</sub> = 0 mA	—		1		
V <sub>LPREG</sub>	сс	Ρ	Low power regulator output voltage	After trimming	1.16	1.28	—	V	
I <sub>LPREG</sub>	SR	—	Low power regulator current provided to V <sub>DD_LV</sub> domain	_	_	—	15	mA	
I <sub>LPREGINT</sub>	сс	D	Low power regulator module	I <sub>LPREG</sub> = 15 mA; T <sub>A</sub> = 55 °C	_		600	μA	
		—	current consumption	I <sub>LPREG</sub> = 0 mA; T <sub>A</sub> = 55 °C	_	5	—	— μΑ	
V <sub>ULPREG</sub>	сс	Ρ	Ultra low power regulator output voltage	After trimming	1.16	1.28	_	V	

Table 26. Voltage regulator electrical characteristics



Symbol		с	Parameter	Conditions <sup>(1)</sup>		Unit		
Symbol		J	Faiameter	Conditions	Min	Тур	Max	Onit
I <sub>ULPREG</sub>	SR		Ultra low power regulator current provided to V <sub>DD_LV</sub> domain	_	_		5	mA
	сс	П	Ultra low power regulator module	I <sub>ULPREG</sub> = 5 mA; T <sub>A</sub> = 55 °C		_	100	
IULPREGINT		D	current consumption	I <sub>ULPREG</sub> = 0 mA; T <sub>A</sub> = 55 °C		2	_	μA
I <sub>DD_BV</sub>	сс	D	In-rush average current on V <sub>DD_BV</sub> during power-up <sup>(5)</sup>	_	_	_	300 (6)	mA

Table 26. Voltage regulator electrical characteristic	s (continued)
---	---------------

1. V\_{DD} = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%, T\_A = -40 to 125 °C, unless otherwise specified

This capacitance value is driven by the constraints of the external voltage regulator supplying the V<sub>DD\_BV</sub> voltage. A typical value is in the range of 470 nF.

3. This value is acceptable to guarantee operation from 4.5 V to 5.5 V  $\,$ 

4. External regulator and capacitance circuitry must be capable of providing  $I_{DD_BV}$  while maintaining supply  $V_{DD_BV}$  in operating range.

5. In-rush average current is seen only for short time (maximum 20  $\mu$ s) during power-up and on standby exit. It is dependent on the sum of the C<sub>REGn</sub> capacitances.

 The duration of the in-rush current depends on the capacitance placed on LV pins. BV decoupling capacitors must be sized accordingly. Refer to I<sub>MREG</sub> value for minimum amount of current to be provided in cc.

The  $|\Delta_{VDD(STDBY)}|$  and dVDD(STDBY)/dt system requirement can be used to define the component used for the V<sub>DD</sub> supply generation. The following two examples describe how to calculate capacitance size:

#### Example 1 No regulator (worst case)

The  $|\Delta_{VDD(STDBY)}|$  parameter can be seen as the  $V_{DD}$  voltage drop through the ESR resistance of the regulator stability capacitor when the  $I_{DD_BV}$  current required to load  $V_{DD_LV}$  domain during the standby exit. It is thus possible to define the maximum equivalent resistance ESR<sub>STDBY</sub>(MAX) of the total capacitance on the  $V_{DD}$  supply:

 $ESR_{STDBY}(MAX) = |\Delta_{VDD(STDBY)}|/I_{DD BV} = (30 \text{ mV})/(300 \text{ mA}) = 0.1\Omega^{(d)}$ 

The dVDD(STDBY)/dt parameter can be seen as the V<sub>DD</sub> voltage drop at the capacitance pin (excluding ESR drop) while providing the  $I_{DD_BV}$  supply required to load  $V_{DD_LV}$  domain during the standby exit. It is thus possible to define the minimum equivalent capacitance  $C_{STDBY}$ (MIN) of the total capacitance on the V<sub>DD</sub> supply:

 $C_{STDBY}(MIN) = I_{DD BV}/dVDD(STDBY)/dt = (300 mA)/(15 mV/\mu s) = 20 \mu F$ 

This configuration is a worst case, with the assumption no regulator is available.

### Example 2 Simplified regulator

The regulator should be able to provide significant amount of the current during the standby exit process. For example, in case of an ideal voltage regulator providing 200 mA current, it is possible to recalculate the equivalent ESR<sub>STDBY</sub>(MAX) and C<sub>STDBY</sub>(MIN) as follows:



d. Based on typical time for standby exit sequence of 20 µs, ESR(MIN) can actually be considered at ~50 kHz.

 $\text{ESR}_{\text{STDBY}}(\text{MAX}) = |\Delta_{\text{VDD}(\text{STDBY})}|/(I_{\text{DD}_{\text{BV}}} - 200 \text{ mA}) = (30 \text{ mV})/(100 \text{ mA}) = 0.3 \Omega$ 

 $C_{STDBY}(MIN) = (I_{DD_BV} - 200 \text{ mA})/dVDD(STDBY)/dt = (300 \text{ mA} - 200 \text{ mA})/(15 \text{ mV/}\mu\text{s}) = 6.7 \mu\text{F}$ 

In case optimization is required,  $C_{STDBY}(MIN)$  and  $ESR_{STDBY}(MAX)$  should be calculated based on the regulator characteristics as well as the board  $V_{DD}$  plane characteristics.

## 3.17.2 Low voltage detector electrical characteristics

The device implements a Power-on Reset (POR) module to ensure correct power-up initialization, as well as four low voltage detectors (LVDs) to monitor the  $V_{DD}$  and the  $V_{DD_{-LV}}$  voltage while device is supplied:

- POR monitors V<sub>DD</sub> during the power-up phase to ensure device is maintained in a safe reset state (refer to RGM Destructive Event Status (RGM\_DES) Register flag F\_POR in device reference manual)
- LVDHV3 monitors V<sub>DD</sub> to ensure device reset below minimum functional supply (refer to RGM Destructive Event Status (RGM\_DES) Register flag F\_LVD27 in device reference manual)
- LVDHV5 monitors V<sub>DD</sub> when application uses device in the 5.0 V ± 10% range (refer to RGM Functional Event Status (RGM\_FES) Register flag F\_LVD45 in device reference manual)
- LVDLVCOR monitors power domain No. 1 (refer to RGM Destructive Event Status (RGM\_DES) Register flag F\_LVD12\_PD1 in device reference manual
- LVDLVBKP monitors power domain No. 0 (refer to RGM Destructive Event Status (RGM\_DES) Register flag F\_LVD12\_PD0 in device reference manual)

Note: When enabled, power domain No. 2 is monitored through LVDLVBKP.



Figure 12. Low voltage detector vs reset

Note:

Figure 12: Low voltage detector vs reset does not apply to LVDHV5 low voltage detector because LVDHV5 is automatically disabled during reset and it must be enabled by software again. Once the device is forced to reset by LVDHV5, the LVDHV5 is disabled and reset is



DocID14619 Rev 13

released as soon as internal reset sequence is completed regardless of LVDHV5H threshold.

Symbol		с	Parameter	Conditions <sup>(1)</sup>			Unit	
Symbol		C	Falantelei	Conditions	Min	Тур	Мах	onne
V <sub>PORUP</sub>	SR	Ρ	Supply for functional POR module	—	1.0		5.5	
V <sub>PORH</sub>	сс	Ρ	Power-on reset threshold	T <sub>A</sub> = 25 °C, after trimming	1.5	_	2.6	
1 Olul		Т		—	1.5	_	2.6	
V <sub>LVDHV3H</sub>	СС	Т	LVDHV3 low voltage detector high threshold		_	_	2.95	
V <sub>LVDHV3L</sub>	СС	Ρ	LVDHV3 low voltage detector low threshold		2.6	_	2.9	V
V <sub>LVDHV5H</sub>	СС	Т	LVDHV5 low voltage detector high threshold				4.5	
V <sub>LVDHV5L</sub>	СС	Ρ	LVDHV5 low voltage detector low threshold		3.8	_	4.4	
V <sub>LVDLVCORL</sub>	СС	Ρ	LVDLVCOR low voltage detector low threshold	]	1.08	_	1.16	
V <sub>LVDLVBKPL</sub>	СС	Ρ	LVDLVBKP low voltage detector low threshold		1.08	_	1.16	

Table 27. Low voltage detector electrical characteristics

1.  $V_{DD}$  = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%,  $T_A$  = –40 to 125 °C, unless otherwise specified

## 3.18 Power consumption

*Table 28* provides DC electrical characteristics for significant application modes. These values are indicative values; actual consumption depends on the application.

Symbol		с	Parameter	Conditions <sup>(1)</sup>	Conditions <sup>(1)</sup>			Value													
		0	rarameter	Conditions		Min	Тур	Max	Unit												
I <sub>DDMAX</sub> <sup>(2)</sup>	сс	D	RUN mode maximum average current	_		_	115	140 <sup>(3)</sup>	mA												
		Т		f <sub>CPU</sub> = 8 MHz		_	7														
		Т		f <sub>CPU</sub> = 16 MHz		_	18														
I <sub>DDRUN</sub> <sup>(4)</sup>	сс	Т	RUN mode typical average current <sup>(5)</sup>	f <sub>CPU</sub> = 32 MHz		_	29		mA												
												1		Ρ		f <sub>CPU</sub> = 48 MHz		_	40	100	
		Ρ		f <sub>CPU</sub> = 64 MHz		_	51	125													
	сс	<u> </u>	С	HALT mode current <sup>(6)</sup>	Slow internal RC oscillator	T <sub>A</sub> = 25 °C	_	8	15	mA											
IDDHALT		Ρ		(128 kHz) running	T <sub>A</sub> = 125 °C		14	25													

 Table 28. Power consumption on VDD\_BV and VDD\_HV

Symbol		с	Parameter	Conditions <sup>(1)</sup>			Value		Unit
Symbol		C	Falameter	Conditions		Min	Тур	Max	Unit
		Ρ			T <sub>A</sub> = 25 °C	_	180	700 <sup>(8)</sup>	
		D			T <sub>A</sub> = 55 °C	_	500	_	μA
IDDSTOP	СС	D	STOP mode current <sup>(7)</sup>	Slow internal RC oscillator (128 kHz) running	T <sub>A</sub> = 85 °C	_	1	6 <sup>(8)</sup>	
		D	(		T <sub>A</sub> = 105 °C		2	9 <sup>(8)</sup>	mA
		Ρ			T <sub>A</sub> = 125 °C	_	4.5	12 <sup>(8)</sup>	
		Ρ		Slow internal RC oscillator (128 kHz) running	T <sub>A</sub> = 25 °C		30	100	
		D			T <sub>A</sub> = 55 °C		75	—	
I <sub>DDSTDBY2</sub>	СС	D	STANDBY2 mode current <sup>(9)</sup>		T <sub>A</sub> = 85 °C		180	700	μA
		D	-		T <sub>A</sub> = 105 °C		315	1000	
		Ρ			T <sub>A</sub> = 125 °C		560	1700	
		Т			T <sub>A</sub> = 25 °C		20	60	
		D			T <sub>A</sub> = 55 °C		45	—	
I <sub>DDSTDBY1</sub>	СС	D	(4.0)	Slow internal RC oscillator (128 kHz) running	T <sub>A</sub> = 85 °C	—	100	350	μA
		D			T <sub>A</sub> = 105 °C	-	165	500	
		D			T <sub>A</sub> = 125 °C	—	280	900	

Table 28. Power consumption on VDD\_BV and VDD\_HV (continued)

1. V<sub>DD</sub> = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%, T<sub>A</sub> = –40 to 125 °C, unless otherwise specified

2. I<sub>DDMAX</sub> is drawn only from the V<sub>DD\_BV</sub> pin. Running consumption does not include I/Os toggling which is highly dependent on the application. The given value is thought to be a worst case value with all peripherals running, and code fetched from code flash while modify operation ongoing on data flash. Notice that this value can be significantly reduced by application: switch off not used peripherals (default), reduce peripheral frequency through internal prescaler, fetch from RAM most used functions, use low power mode when possible.

- 3. Higher current may be sinked by device during power-up and standby exit. Please refer to in rush current on Table 26.
- I<sub>DDRUN</sub> is drawn only from the V<sub>DD\_BV</sub> pin. RUN current measured with typical application with accesses on both flash and RAM.
- Only for the "P" classification: Data and Code Flash in Normal Power. Code fetched from RAM: Serial IPs CAN and LIN in loop back mode, DSPI as Master, PLL as system Clock (4 x Multiplier) peripherals on (eMIOS/CTU/ADC) and running at max frequency, periodic SW/WDG timer reset enabled.
- Data Flash Power Down. Code Flash in Low Power. SIRC (128 kHz) and FIRC (16 MHz) on. 10 MHz XTAL clock. FlexCAN: instances: 0, 1, 2 ON (clocked but not reception or transmission), instances: 4, 5, 6 clock gated. LINFlex: instances: 0, 1, 2 ON (clocked but not reception or transmission), instance: 3 clock gated. eMIOS: instance: 0 ON (16 channels on PA[0]–PA[11] and PC[12]–PC[15]) with PWM 20 kHz, instance: 1 clock gated. DSPI: instance: 0 (clocked but no communication). RTC/API ON. PIT ON. STM ON. ADC ON but not conversion except 2 analog watchdog.
- 7. Only for the "P" classification: No clock, FIRC (16 MHz) off, SIRC (128 kHz) on, PLL off, HPvreg off, ULPVreg/LPVreg on. All possible peripherals off and clock gated. Flash in power down mode.
- 8. When going from RUN to STOP mode and the core consumption is > 6 mA, it is normal operation for the main regulator module to be kept on by the on-chip current monitoring circuit. This is most likely to occur with junction temperatures exceeding 125 °C and under these circumstances, it is possible for the current to initially exceed the maximum STOP specification by up to 2 mA. After entering stop, the application junction temperature will reduce to the ambient level and the main regulator will be automatically switched off when the load current is below 6 mA.
- 9. Only for the "P" classification: ULPreg on, HP/LPVreg off, 32 KB RAM on, device configured for minimum consumption, all possible modules switched off.
- 10. ULPreg on, HP/LPVreg off, 8 KB RAM on, device configured for minimum consumption, all possible modules switched off.



## 3.19 Flash memory electrical characteristics

## 3.19.1 Program/Erase characteristics

Table 29 shows the program and erase characteristics.

			Table zer i regiani ana erac								
				Value							
Symbol		С	Parameter	Min	Typ <sup>(1)</sup>	Initial max <sup>(2)</sup>	Max <sup>(3)</sup>	Unit			
T <sub>dwprogram</sub>			Double word (64 bits) program time <sup>(4)</sup>		22	50	500	μs			
T <sub>16Kpperase</sub>	сс	c	16 KB block preprogram and erase time	_	300	500	5000	ms			
T <sub>32Kpperase</sub>			CC		С	32 KB block preprogram and erase time	_	400	600	5000	ms
T <sub>128Kpperase</sub>			128 KB block preprogram and erase time	_	800	1300	7500	ms			
T <sub>esus</sub>	СС	D	Erase suspend latency	_	_	30	30	μs			

## Table 29. Program and erase specifications

1. Typical program and erase times assume nominal supply values and operation at 25 °C.

2. Initial factory condition: < 100 program/erase cycles, 25 °C, typical supply voltage.

3. The maximum program and erase times occur after the specified number of program/erase cycles. These maximum values are characterized but not guaranteed.

4. Actual hardware programming times. This does not include software overhead.

Symbol		С	Parameter	Conditions		- Unit							
Symbo	1	C	Farameter	Conditions	Min	Тур	Max	Unit					
			Number of program/erase cycles	16 KB blocks	100000	—	_						
P/E	P/E CC	С	per block over the operating	32 KB blocks	10000	100000	_	cycles					
			temperature range (T <sub>J</sub> )	128 KB blocks	1000	100000	_						
Retention CC			Blocks with 0–1000 P/E cycles	20	_	_							
	сс	c c	сс					Minimum data retention at 85 °C average ambient temperature <sup>(1)</sup>	Blocks with 1001–10000 P/E cycles	10	_	_	years
				Blocks with 10001–100000 P/E cycles	5	_	_						

#### Table 30. Flash module life

1. Ambient temperature averaged over duration of application, not to exceed recommended product operating temperature range.

ECC circuitry provides correction of single bit faults and is used to improve further automotive reliability results. Some units will experience single bit corrections throughout the life of the product with no impact to product reliability.

DocID14619 Rev 13



				9		
Symb	Symbol C Parameter		Parameter	Conditions <sup>(1)</sup>	Max	Unit
		Ρ		2 wait states	64	
f <sub>READ</sub>	СС	С	Maximum frequency for Flash reading	1 wait state	40	MHz
		С		0 wait states	20	

#### Table 31. Flash read access timing

1.  $V_{DD}$  = 3.3 V ± 10% / 5.0 V ± 10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified

## 3.19.2 Flash power supply DC characteristics

Table 32 shows the power supply DC characteristics on external supply.

Symbo		с	Parameter	Conditions <sup>(1)</sup>			Unit	
Symb		C	Falametei	Conditions	Min	Тур	Max	Unit
I <sub>FREAD</sub>	<u> </u>		Sum of the current consumption on VDD_HV and VDD_BV on read	Code flash memory module read $f_{CPU} = 64 \text{ MHz}^{(3)}$	_	15	33	mA
(2)			access	Data flash memory module read $f_{CPU} = 64 \text{ MHz}^{(3)}$	_	15	33	ША
I <sub>FMOD</sub> <sup>(2)</sup>	66	<b>D</b>	Sum of the current consumption on VDD_HV and VDD_BV on matrix	Program/Erase ongoing while reading code flash memory registers f <sub>CPU</sub> = 64 MHz <sup>(3)</sup>	_	15	33	mA
'FMOD` ´			modification (program/erase)	Program/Erase ongoing while reading data flash memory registers $f_{CPU} = 64 \text{ MHz}^{(3)}$	_	15	33	ΠA
	сс	D	Sum of the current consumption on	During code flash memory low- power mode		_	900	μA
I <sub>FLPW</sub>	cc		VDD_HV and VDD_BV	During data flash memory low- power mode	_	_	900	μA
	сс		Sum of the current consumption on	During code flash memory power-down mode	_	_	150	
I <sub>FPWD</sub>		D VDD_HV and VDD_BV		During data flash memory power- down mode	_	_	150	μA

#### Table 32. Flash memory power supply DC electrical characteristics

1.  $V_{DD}$  = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%,  $T_A$  = –40 to 125 °C, unless otherwise specified

2. This value is only relative to the actual duration of the read cycle

3.  $f_{CPU}\,64$  MHz can be achieved only at up to 105  $^\circ\text{C}$ 



## 3.19.3 Start-up/Switch-off timings

Symbol	C		Decomptor	Conditions <sup>(1)</sup>	Value			l lm it
Symbol		C	Parameter	Conditions	Min	Тур	Max	Unit
т	сс	Т	-Delay for Flash module to exit reset mode	Code Flash	_	—	125	μs
T <sub>FLARSTEXIT</sub>		Т		Data Flash	—	—	125	
Ŧ	сс		Delay for Flash module to exit low-power mode	Code Flash	_	—	0.5	
T <sub>FLALPEXIT</sub>				Data Flash	_		0.5	
T <sub>FLAPDEXIT</sub>	сс		T Delay for Flash module to exit power-down T <sup>mode</sup>	Code Flash	_	_	30	
				Data Flash	_	_	30	
T <sub>FLALPENTRY</sub>	сс		T Delay for Flash module to enter low-power T <sup>mode</sup>	Code Flash	—	_	0.5	
	CC			Data Flash	_	_	0.5	Ì
T <sub>FLAPDENTRY</sub>	~~~	T Delay for Flash module to enter power- T down mode	Code Flash	_	—	1.5		
	СС		Data Flash	—	—	1.5	1	

Table 33. Start-up time/Switch-off time

1. V\_{DD} = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%, T\_A = -40 to 125 °C, unless otherwise specified

# 3.20 Electromagnetic compatibility (EMC) characteristics

Susceptibility tests are performed on a sample basis during product characterization.

## 3.20.1 Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user apply EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

- Software recommendations: The software flowchart must include the management of runaway conditions such as:
  - Corrupted program counter
  - Unexpected reset
  - Critical data corruption (control registers...)
- Prequalification trials: Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the reset pin or the oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note *Software Techniques For Improving Microcontroller EMC Performance* (AN1015)).



## 3.20.2 Electromagnetic interference (EMI)

The product is monitored in terms of emission based on a typical application. This emission test conforms to the IEC 61967-1 standard, which specifies the general conditions for EMI measurements.

Symb		с	Parameter	Conditions		Value			Unit
Synib	UI	C	Farameter			Min	Тур	Max	Onit
_	— S R Scan ra		Scan range	—		0.150	_	1000	MHz
f <sub>CPU</sub>	S R		Operating frequency	ting frequency —		_	64	_	MHz
V <sub>DD_LV</sub>	S R	_	LV operating voltages	—		_	1.28		V
S <sub>EMI</sub>	C C	т	Peak level	V <sub>DD</sub> = 5 V, T <sub>A</sub> = 25 °C, LQFP144 package Test conforming to IEC	No PLL frequency modulation	_	_	18	dBµV
						_	_	14	dBµV

1. EMI testing and I/O port waveforms per IEC 61967-1, -2, -4

2. For information on conducted emission and susceptibility measurement (norm IEC 61967-4), please contact your local marketing representative.

## 3.20.3 Absolute maximum ratings (electrical sensitivity)

Based on two different tests (ESD and LU) using specific measurement methods, the product is stressed in order to determine its performance in terms of electrical sensitivity.

### 3.20.3.1 Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts\*(n+1) supply pin). This test conforms to the AEC-Q100-002/-003/-011 standard. For more details, refer to the application note *Electrostatic Discharge Sensitivity Measurement* (AN1181).

Symbol		С	Ratings Conditions		Class	Max value	Unit	
V <sub>ESD(HBM)</sub>	сс	Т	Electrostatic discharge voltage (Human Body Model)	$T_A = 25 \degree C$ conforming to AEC-Q100-002	H1C	2000		
V <sub>ESD(MM)</sub>	сс		Electrostatic discharge voltage (Machine Model)	T <sub>A</sub> = 25 °C conforming to AEC-Q100-003	M2	200	V	
				T <sub>A</sub> = 25 °C	C3A	500		
V <sub>ESD(CDM)</sub>	00	1	(Charged Device Model)	conforming to AEC-Q100-011	CSA	750 (corners)		

 Table 35. ESD absolute maximum ratings<sup>(1) (2)</sup>

1. All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.



2. A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing shall be performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

## 3.20.3.2 Static latch-up (LU)

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with the EIA/JESD 78 IC latch-up standard.

Symbol		С	Parameter	Conditions	Class	
LU	СС	т	Static latch-lin class	$T_A = 125 \text{ °C}$ conforming to JESD 78	II level A	

Table 36. Latch-up results

# 3.21 Fast external crystal oscillator (4 to 16 MHz) electrical characteristics

The device provides an oscillator/resonator driver. *Figure 13* describes a simple model of the internal oscillator driver and provides an example of a connection for an oscillator or a resonator.

*Table 37* provides the parameter description of 4 MHz to 16 MHz crystals used for the design simulations.


#### Figure 13. Crystal oscillator and resonator connection scheme

#### Table 37. Crystal description Shunt Crystal Load on capacitance Crystal Crystal Nominal equivalent xtalin/xtalout NDK crystal motional motional between frequency series C1 = C2reference capacitance inductance xtalout (MHz) resistance (pF)<sup>(1)</sup> and xtalin (C<sub>m</sub>) fF (L<sub>m</sub>) mH **ESR** $\Omega$ C0<sup>(2)</sup> (pF) 4 NX8045GB 300 2.68 591.0 21 2.93 8 300 2.46 160.7 17 3.01 10 150 2.93 86.6 15 2.91 12 NX5032GA 120 3.11 56.5 15 2.93 120 3.00 16 3.90 25.3 10

1. The values specified for C1 and C2 are the same as used in simulations. It should be ensured that the testing includes all the parasitics (from the board, probe, crystal, etc.) as the AC / transient behavior depends upon them.

2. The value of C0 specified here includes 2 pF additional capacitance for parasitics (to be seen with bond-pads, package, etc.).





Figure 14. Fast external crystal oscillator (4 to 16 MHz) timing diagram

Symbo		с	Parameter	Conditions <sup>(1)</sup>		Value		Unit	
Symbo	1	U	Falameter	Conditions /	Min	Тур	Max	Unit	
f <sub>FXOSC</sub>	SR		Fast external crystal oscillator frequency	—	4.0	_	16.0	MHz	
	сс	С		$V_{DD} = 3.3 V \pm 10\%,$ PAD3V5V = 1 OSCILLATOR_MARGIN = 0	2.2	_	8.2		
	сс	Ρ	Fast external crystal	$V_{DD} = 5.0 V \pm 10\%,$ PAD3V5V = 0 OSCILLATOR_MARGIN = 0	2.0	_	7.4	mA/V	
9 <sub>m</sub> Fxosc	сс	С	oscillator transconductance	$V_{DD} = 3.3 V \pm 10\%,$ PAD3V5V = 1 OSCILLATOR_MARGIN = 1	2.7		9.7		
	сс	С		$V_{DD} = 5.0 V \pm 10\%,$ PAD3V5V = 0 OSCILLATOR_MARGIN = 1	2.5		9.2		
V	<u> </u>	т	Oscillation amplitude at	f <sub>OSC</sub> = 4 MHz, OSCILLATOR_MARGIN = 0	1.3		_	V	
V <sub>FXOSC</sub>	СС	1	EXTAL	f <sub>OSC</sub> = 16 MHz, OSCILLATOR_MARGIN = 1	1.3		_	v	
V <sub>FXOSCOP</sub>	СС	С	Oscillation operating point	—		0.95		V	
I <sub>FXOSC</sub> <sup>(2)</sup>	сс	т	Fast external crystal oscillator consumption	_	_	2	3	mA	
tavaaas	сс			Fast external crystal	f <sub>OSC</sub> = 4 MHz, OSCILLATOR_MARGIN = 0	_	_	6	ms
t <sub>FXOSCSU</sub>		I	oscillator start-up time	f <sub>OSC</sub> = 16 MHz, OSCILLATOR_MARGIN = 1	_	_	1.8	1115	



Symbo	.1	с	Parameter	Conditions <sup>(1)</sup>		Value		Unit
Symbo	1	C	Falameter	Conditions	Min	Тур	Max	Unit
V <sub>IH</sub>	SR	Ρ	Input high level CMOS (Schmitt Trigger)	Oscillator bypass mode	$0.65V_{DD}$	_	V <sub>DD</sub> +0.4	V
V <sub>IL</sub>	SR	Ρ	Input low level CMOS (Schmitt Trigger)	Oscillator bypass mode	-0.4	_	0.35V <sub>DD</sub>	V

#### Table 38. Fast external crystal oscillator (4 to 16 MHz) electrical characteristics (continued)

1. V\_{DD} = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%, T\_A = -40 to 125 °C, unless otherwise specified

2. Stated values take into account only analog module consumption but not the digital contributor (clock tree and enabled peripherals)

# 3.22 Slow external crystal oscillator (32 kHz) electrical characteristics

The device provides a low power oscillator/resonator driver.



#### Figure 15. Crystal oscillator and resonator connection scheme





### Table 39. Crystal motional characteristics<sup>(1)</sup>

Symbol	Devementer	Conditions		Unit			
Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
L <sub>m</sub>	Motional inductance	—	_	11.796	_	KH	
Cm	Motional capacitance	—	_	2		fF	
C1/C2	Load capacitance at OSC32K_XTAL and OSC32K_EXTAL with respect to ground <sup>(2)</sup>	—	18	_	28	pF	
		AC coupled @ C0 = 2.85 $pF^{(4)}$	_	_	65		
R <sub>m</sub> <sup>(3)</sup>	Motional resistance	AC coupled @ $C0 = 4.9 \text{ pF}^{(4)}$		—	50	kW	
		AC coupled @ $C0 = 7.0 \text{ pF}^{(4)}$	_	_	35		
		AC coupled @ $C0 = 9.0 \text{ pF}^{(4)}$	_	—	30		

1. Crystal used: Epson Toyocom MC306

2. This is the recommended range of load capacitance at OSC32K\_XTAL and OSC32K\_EXTAL with respect to ground. It includes all the parasitics due to board traces, crystal and package.

3. Maximum ESR (R\_m) of the crystal is 50 k $\!\Omega$ 

4. C0 includes a parasitic capacitance of 2.0 pF between OSC32K\_XTAL and OSC32K\_EXTAL pins





Figure 17. Slow external crystal oscillator (32 kHz) timing diagram

Table 40. Slow external crystal oscillator (32 kHz) electrical characteristics

Symbol		с	Parameter	Conditions <sup>(1)</sup>		Unit		
Symbol		C	Falameter	Conditions	Min	Тур	Max	Unit
f <sub>sxosc</sub>	SR		Slow external crystal oscillator frequency	—	32	32.768	40	kHz
V <sub>SXOSC</sub>	СС	Т	Oscillation amplitude	_	_	2.1	—	V
I <sub>SXOSCBIAS</sub>	СС	Т	Oscillation bias current	—	_	2.5	_	μΑ
I <sub>SXOSC</sub>	СС	Т	Slow external crystal oscillator consumption	_	_	—	8	μΑ
T <sub>SXOSCSU</sub>	СС	Т	Slow external crystal oscillator start-up time				2 <sup>(2)</sup>	s

1.  $V_{DD} = 3.3 \text{ V} \pm 10\% / 5.0 \text{ V} \pm 10\%$ ,  $T_A = -40$  to 125 °C, unless otherwise specified. Values are specified for no neighbor GPIO pin activity. If oscillator is enabled (OSC32K\_XTAL and OSC32K\_EXTAL pins), neighboring pins should not toggle.

2. Start-up time has been measured with EPSON TOYOCOM MC306 crystal. Variation may be seen with other crystal.

## 3.23 FMPLL electrical characteristics

The device provides a frequency-modulated phase-locked loop (FMPLL) module to generate a fast system clock from the main oscillator driver.

Symbol		с	Parameter	Conditions <sup>(1)</sup>		- Unit		
		C	Farameter	Conditions	Min	Тур	Max	Cint
f <sub>PLLIN</sub>	SR		FMPLL reference clock <sup>(2)</sup>	_	4	—	64	MHz
$\Delta_{PLLIN}$	SR	_	FMPLL reference clock duty cycle <sup>(2)</sup>	_	40	-	60	%
f <sub>PLLOUT</sub>	СС	D	FMPLL output clock frequency	_	16	_	64	MHz



Symbol		С	Parameter	Conditions <sup>(1)</sup>		Unit		
Symbo	וט	C	Falameter	Conditions	Min	Тур	Max	Unit
f <sub>VCO</sub> <sup>(3)</sup> CC	<u> </u>		VCO frequency without frequency modulation	—	256		512	MHz
		С	VCO frequency with frequency modulation	—	245	_	533	
f <sub>CPU</sub>	SR		System clock frequency	—	_	_	64	MHz
f <sub>FREE</sub>	СС	Ρ	Free-running frequency	—	20	—	150	MHz
t <sub>LOCK</sub>	СС	Ρ	FMPLL lock time	Stable oscillator (f <sub>PLLIN</sub> = 16 MHz)	_	40	100	μs
$\Delta t_{STJIT}$	СС		FMPLL short term jitter <sup>(4)</sup>	f <sub>sys</sub> maximum	-4	_	4	%
$\Delta t_{LTJIT}$	сс	_	FMPLL long term jitter	f <sub>PLLIN</sub> = 16 MHz (resonator), f <sub>PLLCLK</sub> @ 64 MHz, 4000 cycles	_	—	10	ns
I <sub>PLL</sub>	СС	С	FMPLL consumption	T <sub>A</sub> = 25 °C	_	_	4	mA

Table 41. FMPLL electrical characteristics (continued)

1.  $V_{DD}$  = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%,  $T_A$  = –40 to 125 °C, unless otherwise specified.

2. PLLIN clock retrieved directly from FXOSC clock. Input characteristics are granted when oscillator is used in functional mode. When bypass mode is used, oscillator input clock should verify  $f_{PLLIN}$  and  $\Delta_{PLLIN}$ .

3. Frequency modulation is considered ±4%

4. Short term jitter is measured on the clock rising edge at cycle n and n+4.

## 3.24 Fast internal RC oscillator (16 MHz) electrical characteristics

The device provides a 16 MHz fast internal RC oscillator. This is used as the default clock at the power-up of the device.

Symbo		С	Parameter	Con	ditions <sup>(1)</sup>	Value			Unit											
Symbo	1	0	Falainetei	Conditions		Min	Тур	Max	•											
f	CC	Ρ	Fast internal RC oscillator high	T <sub>A</sub> = 25 °C,	trimmed	_	16	_	MHz											
<sup>†</sup> FIRC	SR	_	frequency			12		20												
I <sub>FIRCRUN</sub>	сс	т	Fast internal RC oscillator high frequency current in running mode	T <sub>A</sub> = 25 °C, trimmed		_	_	200	μA											
I <sub>FIRCPWD</sub>	сс	D	Fast internal RC oscillator high frequency current in power down mode	T <sub>A</sub> = 125 °C		_	_	10	μA											
																sysclk = off	_	500	_	
			Fast internal RC oscillator high		sysclk = 2 MHz	_	600	_	]											
I <sub>FIRCSTOP</sub>	СС	т	frequency and system clock current	T <sub>A</sub> = 25 °C	sysclk = 4 MHz		700		μA											
			in stop mode		sysclk = 8 MHz		900	_	]											
					sysclk = 16 MHz	_	1250	_												

Table 42. Fast internal RC oscillator (16 MHz) electrical characteristics



0		с	Deremeter	Conditions <sup>(1)</sup>		Unit		
Symbol		C	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>FIRCSU</sub>	сс	С	Fast internal RC oscillator start-up time	V <sub>DD</sub> = 5.0 V ± 10%	—	1.1	2.0	μs
$\Delta_{FIRCPRE}$	сс		Fast internal RC oscillator precision after software trimming of f <sub>FIRC</sub>	T <sub>A</sub> = 25 °C	-1	_	+1	%
	сс	т	Fast internal RC oscillator trimming step	T <sub>A</sub> = 25 °C	_	1.6		%
$\Delta_{\sf FIRCVAR}$	сс	Ρ	Fast internal RC oscillator variation in over temperature and supply with respect to $f_{FIRC}$ at $T_A = 25$ °C in high-frequency configuration	_	-5		+5	%

Table 42. Fast internal RC oscillator (16 MHz) electrical characteristics (continued)

1.  $V_{DD}$  = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%,  $T_A$  = –40 to 125 °C, unless otherwise specified.

2. This does not include consumption linked to clock tree toggling and peripherals consumption when RC oscillator is ON.

# 3.25 Slow internal RC oscillator (128 kHz) electrical characteristics

The device provides a 128 kHz slow internal RC oscillator. This can be used as the reference clock for the RTC module.

Symbol		С	Parameter	Conditions <sup>(1)</sup>			Unit	
Symbol		C Farameter		Conditions	Min	Тур	Max	Unit
f	СС	Ρ	Slow internal RC oscillator low	T <sub>A</sub> = 25 °C, trimmed	—	128	—	kHz
f <sub>SIRC</sub>	SR		frequency	—	100		150	KI IZ
I <sub>SIRC</sub> <sup>(2)</sup>	сс	С	Slow internal RC oscillator low frequency current	T <sub>A</sub> = 25 °C, trimmed	_		5	μA
tSIRCSU	сс	Ρ	Slow internal RC oscillator start-up time	$T_A = 25 \text{ °C}, V_{DD} = 5.0 \text{ V} \pm 10\%$	_	8	12	μs
	сс	С	Slow internal RC oscillator precision after software trimming of f <sub>SIRC</sub>	T <sub>A</sub> = 25 °C	-2		+2	%
$\Delta_{SIRCTRIM}$	сс	С	Slow internal RC oscillator trimming step	_	_	2.7		
	сс	С	Slow internal RC oscillator variation in temperature and supply with respect to $f_{SIRC}$ at $T_A = 55$ °C in high frequency configuration	High frequency configuration	-10	_	+10	%

Table 43. Slow internal RC oscillator (128 kHz) electrical characteristics

1. V\_{DD} = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%, T\_A = -40 to 125 °C, unless otherwise specified.

2. This does not include consumption linked to clock tree toggling and peripherals consumption when RC oscillator is ON.



## 3.26 ADC electrical characteristics

## 3.26.1 Introduction

The device provides a 10-bit Successive Approximation Register (SAR) analog-to-digital converter.





## 3.26.2 Input impedance and ADC accuracy

In the following analysis, the input circuit corresponding to the precise channels is considered.



To preserve the accuracy of the A/D converter, it is necessary that analog input pins have low AC impedance. Placing a capacitor with good high frequency characteristics at the input pin of the device can be effective: the capacitor should be as large as possible, ideally infinite. This capacitor contributes to attenuating the noise present on the input pin; furthermore, it sources charge during the sampling phase, when the analog signal source is a high-impedance source.

A real filter can typically be obtained by using a series resistance with a capacitor on the input pin (simple RC filter). The RC filtering may be limited according to the value of source impedance of the transducer or circuit supplying the analog signal to be measured. The filter at the input pins must be designed taking into account the dynamic characteristics of the input signal (bandwidth) and the equivalent input impedance of the ADC itself.

In fact a current sink contributor is represented by the charge sharing effects with the sampling capacitance: being  $C_S$  and  $C_{p2}$  substantially two switched capacitances, with a frequency equal to the conversion rate of the ADC, it can be seen as a resistive path to ground. For instance, assuming a conversion rate of 1 MHz, with  $C_S+C_{p2}$  equal to 3 pF, a resistance of 330 k $\Omega$  is obtained ( $R_{EQ} = 1 / (f_c \times (C_S+C_{p2}))$ ), where  $f_c$  represents the conversion rate at the considered channel). To minimize the error induced by the voltage partitioning between this resistance (sampled voltage on  $C_S+C_{p2}$ ) and the sum of  $R_S + R_F$ , the external circuit must be designed to respect the *Equation 4*:

#### **Equation 4**

$$V_A \bullet \frac{R_S + R_F}{R_{EQ}} < \frac{1}{2}LSB$$

*Equation 4* generates a constraint for external network design, in particular on a resistive path.





#### Figure 19. Input equivalent circuit (precise channels)

SPC560B40x/50x, SPC560C40x/50x







A second aspect involving the capacitance network shall be considered. Assuming the three capacitances  $C_F$ ,  $C_{P1}$  and  $C_{P2}$  are initially charged at the source voltage  $V_A$  (refer to the equivalent circuit in *Figure 19*): A charge sharing phenomenon is installed when the sampling phase is started (A/D switch close).



Figure 21. Transient behavior during sampling phase

In particular two different transient periods can be distinguished:

1. A first and quick charge transfer from the internal capacitance  $C_{P1}$  and  $C_{P2}$  to the sampling capacitance  $C_S$  occurs ( $C_S$  is supposed initially completely discharged): considering a worst case (since the time constant in reality would be faster) in which  $C_{P2}$  is reported in parallel to  $C_{P1}$  (call  $C_P = C_{P1} + C_{P2}$ ), the two capacitances  $C_P$  and  $C_S$  are in series, and the time constant is

#### **Equation 5**

$$\tau_1 = (\mathbf{R}_{SW} + \mathbf{R}_{AD}) \bullet \frac{\mathbf{C}_P \bullet \mathbf{C}_S}{\mathbf{C}_P + \mathbf{C}_S}$$

*Equation 5* can again be simplified considering only  $C_S$  as an additional worst condition. In reality, the transient is faster, but the A/D converter circuitry has been designed to be robust also in the very worst case: the sampling time  $t_s$  is always much longer than the internal time constant:

#### **Equation 6**

$$\tau_1 < (R_{SW} + R_{AD}) \bullet C_S \ll t_s$$

The charge of  $C_{P1}$  and  $C_{P2}$  is redistributed also on  $C_S$ , determining a new value of the voltage  $V_{A1}$  on the capacitance according to *Equation 7*:



#### **Equation 7**

$$V_{A1} \bullet (C_S + C_{P1} + C_{P2}) = V_A \bullet (C_{P1} + C_{P2})$$

2. A second charge transfer involves also  $C_F$  (that is typically bigger than the on-chip capacitance) through the resistance  $R_L$ : again considering the worst case in which  $C_{P2}$  and  $C_S$  were in parallel to  $C_{P1}$  (since the time constant in reality would be faster), the time constant is:

#### **Equation 8**

$$t_2 < R_L \bullet (C_S + C_{P1} + C_{P2})$$

In this case, the time constant depends on the external circuit: in particular imposing that the transient is completed well before the end of sampling time  $t_s$ , a constraints on  $R_L$  sizing is obtained:

#### **Equation 9**

8.5 • 
$$\tau_2 = 8.5 • R_L • (C_S + C_{P1} + C_{P2}) < t_s$$

Of course, R<sub>L</sub> shall be sized also according to the current limitation constraints, in combination with R<sub>S</sub> (source impedance) and R<sub>F</sub> (filter resistance). Being C<sub>F</sub> definitively bigger than C<sub>P1</sub>, C<sub>P2</sub> and C<sub>S</sub>, then the final voltage V<sub>A2</sub> (at the end of the charge transfer transient) will be much higher than V<sub>A1</sub>. *Equation 10* must be respected (charge balance assuming now C<sub>S</sub> already charged at V<sub>A1</sub>):

#### **Equation 10**

$$V_{A2} \bullet (C_{S} + C_{P1} + C_{P2} + C_{F}) = V_{A} \bullet C_{F} + V_{A1} \bullet (C_{P1} + C_{P2} + C_{S})$$

The two transients above are not influenced by the voltage source that, due to the presence of the  $R_FC_F$  filter, is not able to provide the extra charge to compensate the voltage drop on  $C_S$  with respect to the ideal source  $V_A$ ; the time constant  $R_FC_F$  of the filter is very high with respect to the sampling time (t<sub>s</sub>). The filter is typically designed to act as anti-aliasing.

 $Analog source bandwidth (V_A)$   $Analog source bandwidth (V_A)$   $f_C \leq 2 R_F C_F (conversion rate vs. filter pole)$   $f_F = f_0 (anti-aliasing filtering condition)$   $2 f_0 \leq f_C (Nyquist)$   $Anti-aliasing filter (f_F = RC filter pole)$   $f_F = f_0 (anti-aliasing filtering condition)$   $2 f_0 \leq f_C (Nyquist)$   $Sampled signal spectrum (f_C = conversion rate)$   $f_0 \qquad f_C \qquad f_C$ 

Figure 22. Spectral representation of input signal





Calling  $f_0$  the bandwidth of the source signal (and as a consequence the cut-off frequency of the anti-aliasing filter,  $f_F$ ), according to the Nyquist theorem the conversion rate  $f_C$  must be at least  $2f_0$ ; it means that the constant time of the filter is greater than or at least equal to twice the conversion period ( $t_c$ ). Again the conversion period  $t_c$  is longer than the sampling time  $t_s$ , which is just a portion of it, even when fixed channel continuous conversion mode is selected (fastest conversion rate at a specific channel): in conclusion it is evident that the time constant of the filter  $R_FC_F$  is definitively much higher than the sampling time  $t_s$ , so the charge level on  $C_S$  cannot be modified by the analog signal source during the time in which the sampling switch is closed.

The considerations above lead to impose new constraints on the external circuit, to reduce the accuracy error due to the voltage drop on  $C_S$ ; from the two charge balance equations above, it is simple to derive *Equation 11* between the ideal and real sampled voltage on  $C_S$ :

#### **Equation 11**

$$\frac{V_{A2}}{V_A} = \frac{C_{P1} + C_{P2} + C_F}{C_{P1} + C_{P2} + C_F + C_S}$$

From this formula, in the worst case (when  $V_A$  is maximum, that is for instance 5 V), assuming to accept a maximum error of half a count, a constraint is evident on  $C_F$  value:

**Equation 12** 

$$C_F > 2048 \bullet C_S$$

## 3.26.3 ADC electrical characteristics

Symbol	с		~		ol C	Parameter		Conditions			Value			
		Farameter	Conditions			Тур	Max	Unit						
		D		$T_A = -40 \ ^\circ C$		—	1	70						
		D		T <sub>A</sub> = 25 °C	No current injection on adjacent pin	_	1	70						
I <sub>LKG</sub>	сс	D	Input leakage current	T <sub>A</sub> = 85 °C		_	3	100	nA					
		D		T <sub>A</sub> = 105 °C			8	200						
		Ρ		T <sub>A</sub> = 125 °C		_	45	400						

#### Table 44. ADC input leakage current



0h		•	Demonster	Conditions <sup>(1)</sup>		Value		Uni
Symbo	1	С	Parameter	Conditions	Min	Тур	Мах	t
V <sub>SS_ADC</sub>	S R		Voltage on VSS_HV_ADC (ADC reference) pin with respect to ground (V <sub>SS</sub> ) <sup>(2)</sup>	_	-0.1		0.1	v
V <sub>DD_ADC</sub>	S R		Voltage on VDD_HV_ADC pin (ADC reference) with respect to ground (V <sub>SS</sub> )	_	V <sub>DD</sub> -0.1	_	V <sub>DD</sub> +0.1	V
V <sub>AINx</sub>	S R	_	Analog input voltage <sup>(3)</sup>	_	V <sub>SS_ADC</sub> -0.1	—	V <sub>DD_ADC</sub> +0. 1	V
f <sub>ADC</sub>	S R	_	ADC analog frequency	—	6	_	32 + 4%	MH z
$\Delta_{\text{ADC}\_SY}$ s	S R	_	ADC digital clock duty cycle (ipg_clk)	ADCLKSEL = 1 <sup>(4)</sup>	45		55	%
I <sub>ADCPWD</sub>	S R	_	ADC0 consumption in power down mode	_	_	_	50	μA
IADCRUN	S R	_	ADC0 consumption in running mode	_	_	_	4	mA
t <sub>ADC_PU</sub>	S R	_	ADC power up delay	_	_		1.5	μs
t <sub>s</sub>	С	т	Sampling time <sup>(5)</sup>	$f_{ADC} = 32 \text{ MHz}, \text{ INPSAMP} = 17$	0.5	_		μs
'S	С	•		$f_{ADC} = 6 \text{ MHz}, \text{ INPSAMP} = 255$	—	_	42	μο
t <sub>c</sub>	C C	Ρ	Conversion time <sup>(6)</sup>	f <sub>ADC</sub> = 32 MHz, INPCMP = 2	0.625	—		μs
C <sub>S</sub>	C C	D	ADC input sampling capacitance	_	_	_	3	pF
C <sub>P1</sub>	C C	D	ADC input pin capacitance 1	_	_	_	3	pF
C <sub>P2</sub>	C C	D	ADC input pin capacitance 2	—	_	_	1	pF
C <sub>P3</sub>	C C	D	ADC input pin capacitance 3	_	_		1	pF
R <sub>SW1</sub>	C C	D	Internal resistance of analog source	_			3	kΩ
R <sub>SW2</sub>	C C	D	Internal resistance of analog source	_			2	kΩ
R <sub>AD</sub>	C C	D	Internal resistance of analog source	_	_	_	2	kΩ

 Table 45. ADC conversion characteristics



Symbo	1	с	Parameter	Condit	tions <sup>(1)</sup>		Value		Uni
Symbo	"	J	Farameter	Condi		Min	Тур	Мах	t
	0			Current injection on	V <sub>DD</sub> = 3.3 V ± 10%	-5		5	
I <sub>INJ</sub>	S R	_	Input current Injection	one ADC input, different from the converted one	V <sub>DD</sub> = 5.0 V ± 10%	-5	_	5	mA
INL	C C	Т	Absolute value for integral non-linearity	No overload		_	0.5	1.5	LSB
DNL	C C	Т	Absolute differential non-linearity	No overload		_	0.5	1.0	LSB
E <sub>O</sub>	C C	Т	Absolute offset error	_	_	_	0.5	_	LSB
E <sub>G</sub>	C C	Т	Absolute gain error	_	_	_	0.6	_	LSB
		Ρ	Total unadjusted	Without current	injection	-2	0.6	2	
TUEp	C C	Т	error <sup>(7)</sup> for precise channels, input only pins	With current inje	ection	-3		3	LSB
	С	Т	Total unadjusted	Without current	injection	-3	1	3	
TUEx	С	Т	error <sup>(7)</sup> for extended channel	With current inje	ection	-4		4	LSB

Table 45. ADC conversion characteristics (continued)

1. V<sub>DD</sub> = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%, T<sub>A</sub> = –40 to 125 °C, unless otherwise specified.

2. Analog and digital  $V_{SS}$  must be common (to be tied together externally).

- V<sub>AINx</sub> may exceed V<sub>SS\_ADC</sub> and V<sub>DD\_ADC</sub> limits, remaining on absolute maximum ratings, but the results of the conversion will be clamped respectively to 0x000 or 0x3FF.
- Duty cycle is ensured by using system clock without prescaling. When ADCLKSEL = 0, the duty cycle is ensured by internal divider by 2.
- 5. During the sampling time the input capacitance  $C_S$  can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within  $t_s$ . After the end of the sampling time  $t_s$ , changes of the analog input voltage have no effect on the conversion result. Values for the sample clock  $t_s$  depend on programming.
- 6. This parameter does not include the sampling time t<sub>s</sub>, but only the time for determining the digital result and the time to load the result's register with the conversion result.
- 7. Total Unadjusted Error: The maximum error that occurs without adjusting Offset and Gain errors. This error is a combination of Offset, Gain and Integral Linearity errors.

## 3.27 On-chip peripherals

## 3.27.1 Current consumption



## 3.27.2 DSPI characteristics

Symbol		с	Parameter		Conditions	Typical value <sup>(2)</sup>	Unit
				Bitrate: 500 Kbyte/s	Total (static + dynamic) consumption: – FlexCAN in loop-back	8 * f <sub>periph</sub> + 85	
I <sub>DD_BV</sub> (CAN)	сс	т	CAN (FlexCAN) supply current on VDD_BV	Bitrate: 125 Kbyte/s	<ul> <li>PlexCAN III loop-back mode</li> <li>XTAL @ 8 MHz used as CAN engine clock source</li> <li>Message sending period is 580 µs</li> </ul>	8 * f <sub>periph</sub> + 27	μA
	сс	т	eMIOS supply current on	Static consu – eMIOS ch – Global pre	•	29 * f <sub>periph</sub>	μA
IDD_BV(eMIOS)	0	1	VDD_BV		nsumption: t change varying the (0.003 mA)	3	μΛ
I <sub>DD_BV(SCI)</sub>	сс	т	SCI (LINFlex) supply current on VDD_BV	Total (static - – LIN mode – Baudrate:	+ dynamic) consumption: 20 Kbyte/s	5 * f <sub>periph</sub> + 31	μΑ
				Ballast statio	consumption (only clocked)	1	
I <sub>DD_BV(SPI)</sub>	сс	т	SPI (DSPI) supply current on VDD_BV	(continuous – Baudrate:	ion every 8 μs	16 * f <sub>periph</sub>	μA
			ADC supply current on		Ballast static consumption (no conversion)	41 * f <sub>periph</sub>	
I <sub>DD_BV(ADC)</sub>	СС	Т	VDD_BV	V <sub>DD</sub> = 5.5 V	Ballast dynamic consumption (continuous conversion) <sup>(3)</sup>	5 * f <sub>periph</sub>	μA
					Analog static consumption (no conversion)	2 * f <sub>periph</sub>	
IDD_HV_ADC(ADC)	СС	Т	ADC supply current on VDD_HV_ADC	V <sub>DD</sub> = 5.5 V	Analog dynamic consumption (continuous conversion)	75 * f <sub>periph</sub> + 32	μA
I <sub>DD_HV(FLASH)</sub>	СС	т	Code Flash + Data Flash supply current on VDD_HV	V <sub>DD</sub> = 5.5 V	_	8.21	mA
I <sub>DD_HV(PLL)</sub>	сс	Т	PLL supply current on VDD_HV	V <sub>DD</sub> = 5.5 V	_	30 * f <sub>periph</sub>	μA

## Table 46. On-chip peripherals current consumption<sup>(1)</sup>

1. Operating conditions:  $T_A = 25$  °C,  $f_{periph} = 8$  MHz to 64 MHz

2. fperiph is an absolute value.



During the conversion, the total current consumption is given from the sum of the static and dynamic consumption, i.e., (41 + 5) \* f<sub>periph.</sub>



ĺ	/06
	116
	0,

5

Na	Cumh	. 1	I C Parameter			D	SPI0/DS	PI1	DSPI2				
No.	o. Symbol		C	Parameter	Min		Тур	Max	Min	Тур	Мах	- Uni	
			D		Master mode (MTFE = 0)	125	_		333	_	_		
1	÷	SR	D	SCK avala time	Slave mode (MTFE = 0)	125	_	_	333	_	_		
I	t <sub>SCK</sub>	эк	D	SCK cycle time	Master mode (MTFE = 1)	83	_	_	125	_	_	- ns	
			D		Slave mode (MTFE = 1)	83	_	—	125	_	_		
	f <sub>DSPI</sub>	SR	D	DSPI digital controller freque	ncy	_	—	f <sub>CPU</sub>	_	—	f <sub>CPU</sub>	MH	
_	∆t <sub>CSC</sub>	СС	D	Internal delay between pad associated to SCK and pad associated to CSn in master mode for CSn1 $\rightarrow$ 0	Master mode	_	_	130 <sup>(2)</sup>	_	_	15 <sup>(3)</sup>	ns	
	∆t <sub>ASC</sub>	СС	D	Internal delay between pad associated to SCK and pad associated to CSn in master mode for CSn1 $\rightarrow$ 1	Master mode	_	_	130 <sup>(3)</sup>	_	_	130 <sup>(3)</sup>	ns	
2	t <sub>CSCext</sub> <sup>(4)</sup>	SR	D	CS to SCK delay	Slave mode	32	_	—	32	_	_	ns	
3	t <sub>ASCext</sub> <sup>(5)</sup>	SR	D	After SCK delay	Slave mode	1/f <sub>DSPI</sub> + 5	—	—	1/f <sub>DSPI</sub> + 5	—	—	ns	
4	tono	СС	D	SCK duty cycle	Master mode		t <sub>SCK/2</sub>	_		t <sub>SCK/2</sub>		ns	
7	t <sub>SDC</sub>	SR	D		Slave mode	t <sub>SCK/2</sub>	—	—	t <sub>SCK/2</sub>	—	_	113	
5	t <sub>A</sub>	SR	D	Slave access time	Slave mode		—	1/f <sub>DSPI</sub> + 70	_	—	1/f <sub>DSPI</sub> + 130	ns	
6	t <sub>DI</sub>	SR	D	Slave SOUT disable time	Slave mode	7	—	—	7	—		ns	
7	t <sub>PCSC</sub>	SR	D	PCSx to PCSS time		0	—	—	0	—		ns	
8	t <sub>PASC</sub>	SR	D	PCSS to PCSx time		0	—	—	0		—	ns	

Package pinouts and signal descriptions

				-	adie 47. DSPI c		OSPI0/DS	,		DSPI	>	
No.	Symbo	ol	С	Parameter		-					-	Unit
	•					Min	Тур	Max	Min	Тур	Max	
9	+	SR	П	Data setup time for inputs	Master mode	43	—	—	145	—	—	ns
9	t <sub>SUI</sub>	SK	U		Slave mode	5	—		5	_	—	115
10	t	SR	D	Data hold time for inputs	Master mode	0	—	_	0	_	—	ns
10	t <sub>HI</sub>	51			Slave mode	2 <sup>(6)</sup>	—	_	2 <sup>(6)</sup>	_	—	115
11	t <sub>SUO</sub> (7)	сс	П	Data valid after SCK edge	Master mode		—	32		_	50	- ns
	'SUO` /	00	U	Data valiu alter SCR euge	Slave mode	_	—	52		_	160	115
12	t <sub>HO</sub> (7)	сс		Data hold time for outputs	Master mode	0	_	_	0	—	—	
12	'HO` ′				Slave mode	8	_	—	13	—	—	ns

1. Operating conditions:  $C_L = 10$  to 50 pF,  $Slew_{IN} = 3.5$  to 15 ns.

2. Maximum value is reached when CSn pad is configured as SLOW pad while SCK pad is configured as MEDIUM. A positive value means that SCK starts before CSn is asserted. DSPI2 has only SLOW SCK available.

3. Maximum value is reached when CSn pad is configured as MEDIUM pad while SCK pad is configured as SLOW. A positive value means that CSn is deasserted before SCK. DSPI0 and DSPI1 have only MEDIUM SCK available.

The t<sub>CSC</sub> delay value is configurable through a register. When configuring t<sub>CSC</sub> (using PCSSCK and CSSCK fields in DSPI\_CTARx registers), delay between internal CS and internal SCK must be higher than ∆t<sub>CSC</sub> to ensure positive t<sub>CSCext</sub>.

The t<sub>ASC</sub> delay value is configurable through a register. When configuring t<sub>ASC</sub> (using PASC and ASC fields in DSPI\_CTARx registers), delay between internal CS and internal SCK must be higher than Δt<sub>ASC</sub> to ensure positive t<sub>ASCext</sub>.

6. This delay value corresponds to SMPL\_PT = 00b which is bit field 9 and 8 of the DSPI\_MCR.

7. SCK and SOUT configured as MEDIUM pad



Figure 23. DSPI classic SPI timing – master, CPHA = 0





Figure 24. DSPI classic SPI timing – master, CPHA = 1



Figure 25. DSPI classic SPI timing – slave, CPHA = 0





Figure 26. DSPI classic SPI timing – slave, CPHA = 1



Figure 27. DSPI modified transfer format timing – master, CPHA = 0





Figure 28. DSPI modified transfer format timing – master, CPHA = 1



Figure 29. DSPI modified transfer format timing – slave, CPHA = 0





Figure 30. DSPI modified transfer format timing – slave, CPHA = 1



## Figure 31. DSPI PCS strobe (PCSS) timing

#### 3.27.3 **Nexus characteristics**

Table 48. Nexus cha	aracteristics
---------------------	---------------

No.	Symbo	<b>.</b>	с	Parameter		Value		Unit
NO.	Symbo	5	C	Falameter	Min	Тур	Max	Onic
1	t <sub>TCYC</sub>	CC	D	TCK cycle time	64	_	_	ns
2	t <sub>MCYC</sub>	СС	D	MCKO cycle time	32		_	ns
3	t <sub>MDOV</sub>	CC	D	MCKO low to MDO data valid	—	_	8	ns



Na	Cumh	-1	~	Devenueter		Value				
No.	Symbol		С	Parameter	Min	Тур	Max	Unit		
4	t <sub>MSEOV</sub>	CC	D	MCKO low to MSEO_b data valid	—	—	8	ns		
5	t <sub>EVTOV</sub>	CC	D	MCKO low to EVTO data valid	—	—	8	ns		
10	t <sub>NTDIS</sub>	CC	D	TDI data setup time	15	—	_	ns		
10	t <sub>NTMSS</sub>	CC	D	TMS data setup time	15	—		ns		
11	t <sub>NTDIH</sub>	CC	D	TDI data hold time	5	—	-	ns		
	t <sub>NTMSH</sub>	CC	D	TMS data hold time	5	—		ns		
12	t <sub>TDOV</sub>	CC	D	TCK low to TDO data valid	35	_	_	ns		
13	t <sub>TDOI</sub>	СС	D	TCK low to TDO data invalid	6	_		ns		

#### Table 48. Nexus characteristics (continued)

Figure 32. Nexus TDI, TMS, TDO timing





## 3.27.4 JTAG characteristics

	0l	-1	~	Denengtan			11		
No.	No. Symbol		С	Parameter	Min	Min Typ Ma		Unit	
1	t <sub>JCYC</sub>	CC	D	TCK cycle time	64	—	_	ns	
2	t <sub>TDIS</sub>	СС	D	TDI setup time	15	—	_	ns	
3	t <sub>TDIH</sub>	СС	D	TDI hold time	5	—	_	ns	
4	t <sub>TMSS</sub>	СС	D	TMS setup time	15	—	_	ns	
5	t <sub>TMSH</sub>	СС	D	TMS hold time	5	—	_	ns	
6	t <sub>TDOV</sub>	СС	D	TCK low to TDO valid	—	—	33	ns	
7	t <sub>TDOI</sub>	СС	D	TCK low to TDO invalid	6	—	—	ns	

#### Table 49. JTAG characteristics

## Figure 33. Timing diagram – JTAG boundary scan



## 4 Package characteristics

## 4.1 ECOPACK<sup>®</sup>

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

## 4.2 Package mechanical data

## 4.2.1 LQFP64



#### Figure 34. LQFP64 package mechanical drawing

#### Table 50. LQFP64 mechanical data

Cumhal		mm		inches <sup>(1)</sup>			
Symbol	Min	Тур	Мах	Min	Тур	Мах	
А	—	_	1.6	_	_	0.063	
A1	0.05	_	0.15	0.002	_	0.0059	
A2	1.35	1.4	1.45	0.0531	0.0551	0.0571	
b	0.17	0.22	0.27	0.0067	0.0087	0.0106	
С	0.09	—	0.2	0.0035	—	0.0079	
D	11.8	12	12.2	0.4646	0.4724	0.4803	



		mm			inches <sup>(1)</sup>	
Symbol	Min	Тур	Мах	Min	Тур	Max
D1	9.8	10	10.2	0.3858	0.3937	0.4016
D3	_	7.5	—	_	0.2953	—
Е	11.8	12	12.2	0.4646	0.4724	0.4803
E1	9.8	10	10.2	0.3858	0.3937	0.4016
E3	_	7.5	—	—	0.2953	—
е	_	0.5	—	—	0.0197	—
L	0.45	0.6	0.75	0.0177	0.0236	0.0295
L1	_	1	_	_	0.0394	_
k	0.0°	3.5°	7.0°	0.0°	3.5°	7.0°
CCC	_	—	0.08	_	_	0.0031

## Table 50. LQFP64 mechanical data (continued)

1. Values in inches are converted from mm and rounded to 4 decimal digits.



## 4.2.2 LQFP100



## Figure 35. LQFP100 package mechanical drawing

### Table 51. LQFP100 mechanical data

Symbol	Symbol			inches <sup>(1)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Max
А	—	—	1.600	—	—	0.0630
A1	0.050	—	0.150	0.0020	—	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	—	0.200	0.0035	—	0.0079
D	15.800	16.000	16.200	0.6220	0.6299	0.6378
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591
D3	—	12.000	—	—	0.4724	—
E	15.800	16.000	16.200	0.6220	0.6299	0.6378



Table 51. Ext 1100 mechanical data (continued)						
Symbol		mm		inches <sup>(1)</sup>		
Symbol	Min	Тур	Мах	Min	Тур	Max
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591
E3	—	12.000	_	_	0.4724	—
е	—	0.500	_	_	0.0197	—
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	—	1.000	_	_	0.0394	—
k	0.0 °	3.5 °	7.0 °	0.0 °	3.5 °	7.0 °
Tolerance	mm				inches	
CCC		0.080			0.0031	

Table 51. LQFP100 mechanical data (continued)

1. Values in inches are converted from mm and rounded to 4 decimal digits.

## 4.2.3 LQFP144



Figure 36. LQFP144 package mechanical drawing



Cumhal		mm			inches <sup>(1)</sup>		
Symbol	Min	Тур	Мах	Min	Тур	Max	
А	_	—	1.600		—	0.0630	
A1	0.050	—	0.150	0.0020	—	0.0059	
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571	
b	0.170	0.220	0.270	0.0067	0.0087	0.0106	
С	0.090	—	0.200	0.0035	—	0.0079	
D	21.800	22.000	22.200	0.8583	0.8661	0.8740	
D1	19.800	20.000	20.200	0.7795	0.7874	0.7953	
D3	_	17.500	_	_	0.6890	_	
Е	21.800	22.000	22.200	0.8583	0.8661	0.8740	
E1	19.800	20.000	20.200	0.7795	0.7874	0.7953	
E3	_	17.500	—	_	0.6890	—	
е	_	0.500	—	—	0.0197	—	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1	—	1.000	—	—	0.0394	—	
k	0.0 °	3.5 °	7.0°	3.5 °	0.0 °	7.0 °	
Tolerance		mm	•		inches		
CCC		0.080			0.0031		

Table 52	LQFP144	mechanical	data
----------	---------	------------	------

1. Values in inches are converted from mm and rounded to 4 decimal digits.



## 4.2.4 LBGA208



Figure 37. LBGA208 package mechanical drawing

 The terminal A1 corner must be identified on the top surface by using a corner chamfer, ink or metallized markings, or other feature of package body or integral heatslug. A distinguishing feature is allowable on the bottom surface of the package to identify the terminal A1 corner. Exact shape of each corner is optional.

Table 53. LBGA208 mechanica
-----------------------------

	mm						
Symbol	Min	Тур	Max	Min	Тур	Max	Notes
А	—	—	1.70	_	—	0.0669	(2)
A1	0.30	—	—	0.0118	—	_	_
A2	—	1.085	—	_	0.0427	_	_
A3	—	0.30	—		0.0118		
A4	—	—	0.80	—	—	0.0315	—
b	0.50	0.60	0.70	0.0197	0.0236	0.0276	(3)



Cumhal	mm				Natas		
Symbol	Min	Тур	Max	Min	Тур	Max	Notes
D	16.80	17.00	17.20	0.6614	0.6693	0.6772	_
D1	_	15.00	_	_	0.5906	_	
Е	16.80	17.00	17.20	0.6614	0.6693	0.6772	
E1	—	15.00	—	—	0.5906	—	_
е	—	1.00	—	—	0.0394	—	_
F	—	1.00	—	—	0.0394	—	_
ddd	—	—	0.20	—	—	0.0079	—
eee	—	—	0.25	—	—	0.0098	(4)
fff	—	—	0.10	—	—	0.0039	(5)

Table 53. LBGA208 mechanical data (continued)

1. Values in inches are converted from mm and rounded to four decimal digits.

 LBGA stands for Low profile Ball Grid Array.
 — Low profile: The total profile height (Dim A) is measured from the seating plane to the top of the Component — The maximum total package height is calculated by the following methodology: A2 Typ + A1 Typ +√ (A1<sup>2</sup> + A3<sup>2</sup> + A4<sup>2</sup> tolerance values) — Low profile: 1.20 mm < A ≤ 1.70 mm

3. The typical ball diameter before mounting is 0.60 mm.

4. The tolerance of position that controls the location of the pattern of balls with respect to datums A and B. For each ball there is a cylindrical tolerance zone eee perpendicular to datum C and located on true position with respect to datums A and B as defined by e. The axis perpendicular to datum C of each ball must lie within this tolerance zone.

The tolerance of position that controls the location of the balls within the matrix with respect to each other. For each ball there is a cylindrical tolerance zone fff perpendicular to datum C and located on true position as defined by e. The axis perpendicular to datum C of each ball must lie within this tolerance zone. Each tolerance zone fff in the array is contained entirely in the respective zone eee above. The axis of each ball must lie simultaneously in both tolerance zones. 5.



# 5 Ordering information



Figure 38. Commercial product code structure



# Appendix A Abbreviations

Table 54 lists abbreviations used but not defined elsewhere in this document.

Abbreviation	Meaning
CMOS	Complementary metal-oxide-semiconductor
СРНА	Clock phase
CPOL	Clock polarity
CS	Peripheral chip select
EVTO	Event out
МСКО	Message clock out
MDO	Message data out
MSEO	Message start/end out
MTFE	Modified timing format enable
SCK	Serial communications clock
SOUT	Serial data out
TBD	To be defined
тск	Test clock input
TDI	Test data input
TDO	Test data output
TMS	Test mode select

Tahla	54	Abbreviations	



# **Revision history**

Date	Revision	Changes
04-Apr-2008	1	Initial release.
06-Mar-2009	2	Made minor editing and formatting changes to improve readability Harmonized oscillator naming throughout document Modified document title Updated "Feature" on cover page Replaced LFBGA208 with LBGA208 Updated "Description" Section Updated "SPC560B40x/50x and SPC560C40x/50x device comparison" table Added "Block diagram" section Section 3 "Package pinouts and signal descriptions": – Removed signal descriptions (these are found in the device reference manual) Updated "LQFP 144-pin configuration (top view)" figure: – Replaced VPP with VSS_HV on pin 18 – Added MA[1] as AF3 for PC[10] (pin 28) – Added MA[0] as AF2 for PC[3] (pin 116) – Changed description for pin 120 to PH[10] / GPI0[122] / TMS – Changed description for pin 120 to PH[10] / GPI0[121] / TCK – Replaced NMI[0] with NMI on pin 11 Updated "LQFP 100-pin configuration (top view)" figure: – Replaced NMI[0] with NMI on pin 11 Updated "LQFP 100-pin configuration (top view)" figure: – Replaced VPP with VSS_HV on pin 14 – Added MA[1] as AF3 for PC[10] (pin 22) – Added MA[0] as AF2 for PC[3] (pin 77) – Changed description for pin 81 to PH[10] / GPI0[122] / TMS – Changed description for pin 88 to PH[9] / GPI0[121] / TCK – Removed E1UC[19] from pin 76 – Replaced [11] with WKUP[11] for PB[3] (pin 1) – Replaced NMI[0] with NMI on pin 7 Updated "LBGA208 configuration" figure: – Changed description for ball B8 from TCK to PH[9] – Changed description for ball B8 from TCK to PH[9] – Changed description for balls R9 and T9 Added "Parameter classification" section and tagged parameters in tables where appropriate Added "NUUSRO register" section Updated "Recommended operating conditions" section : – Added not on RAM data retention to end of section Updated "Recommended operating conditions" (3.3 V)" and "Recommended operating conditions (5.0 V)" Added "Package thermal characteristics definition" figure

## Table 55. Document revision history



Date	Revision	Changes
Date	Revision 2 (continued)	Updated tables:         - "I/O input DC electrical characteristics"         - "I/O pull-up/pull-down DC electrical characteristics"         - "SLOW configuration output buffer electrical characteristics"         - "MEDIUM configuration output buffer electrical characteristics"         - "FAST configuration output buffer electrical characteristics"         - "FAST configuration output buffer electrical characteristics"         Added "Output pin transition times" section         Updated "I/O consumption" table         Updated "Start-up reset requirements" figure         Updated "Reset electrical characteristics" table         "Voltage regulator electrical characteristics" section:         - Amended description of LV_PLL         "Voltage regulator capacitance connection" figure:         - Exchanged position of symbols C <sub>DEC1</sub> and C <sub>DEC2</sub> Updated tables"         - "Voltage regulator electrical characteristics"         - "Low voltage monitor electrical characteristics"         - "Low voltage monitor vs reset" figure         Updated "Low voltage monitor vs reset" figure         Updated "Low voltage monitor vs reset" figure
06-Mar-2009		Updated tables" – "Voltage regulator electrical characteristics" – "Low voltage monitor electrical characteristics" – "Low voltage power domain electrical characteristics" Added "Low voltage monitor vs reset" figure
		<ul> <li>Section</li> <li>Updated "Slow external crystal oscillator (32 kHz) electrical characteristics" section</li> <li>Updated tables:</li> <li>"FMPLL electrical characteristics"</li> <li>"Fast internal RC oscillator (16 MHz) electrical characteristics"</li> <li>"Slow internal RC oscillator (128 kHz) electrical characteristics"</li> <li>Added "On-chip peripherals" section</li> <li>Added "ADC input leakage current" table</li> <li>Updated "ADC conversion characteristics" table</li> </ul>
03-Jun-2009	3	Updated "ECOPACK®" section Corrected inverted column headings for typical and minimum dimensions in "LQFP64 mechanical data" and "LQFP100 mechanical data" tables Added "Abbrevation" appendix Corrected "Commercial product code structure" figure



Date	Revision	Changes
06-Aug-2009	4	Updated "LBGA208 configuration" figure "Absolute maximum ratings" table: $-V_{DD_ADC}, V_{IN}$ : changed min value for "relative to $V_{DD}$ " condition $-I_{CORELV}$ : added new row "Recommended operating conditions (5.0 V)" table: $-T_A C-Grade Part, T_J C-Grade Part, T_A V-Grade Part, T_J V-Grade Part, T_A M-Grade Part, T_J M-Grade Part: added new rows - Changed capacitance value in footnote"Output pin transition times" table:-$ MEDIUM configuration: added condition for PAD3V5V = 0 Updated "Voltage regulator capacitance connection" "Voltage regulator electrical characteristics" table: $- C_{DEC1}$ : changed min value $- I_{MREG}$ : changed max value $- I_{DD_BV}$ : added max value $- I_{DC_BV}$ : added max value $- V_{LVDHV3H}, V_{LVDHV5L}$ : changed max value $- V_{LVDHV3H}, V_{LVDHV5L}$ : added max value $- V_{LVDHV3H}, V_{LVDHV5L}$ : added max value $- V_{LVDHV3H}, V_{LVDHV5L}$ : added max value $- V_{LVDHV3L}, V_{LVDHV5L}$ : added max value $- T_{REtention:}$ deleted min value footnote for "Blocks with 100000 P/E cycles" "Fash module life" table: - Retention: deleted min value footnote for "Blocks with 100000 P/E cycles" "Fast external crystal oscillator (4 to 16 MHz) electrical characteristics" table: $- I_{FXOSC}$ : added typ value "Slow external crystal oscillator (32 kHz) electrical characteristics" table: $- V_{SXOSC}$ : changed typ value $- T_{SXOSCSU}$ : added max value footnote "FMPLL electrical characteristics" table $- \Delta_{LTJIT}$ : added max value footnote "FMPLL electrical characteristics" table $- \Delta_{LTJIT}$ : added max value Updated "LQFP100 package mechanical drawing"



Date	Revision	Changes		
20-Jan-2010	5	Table: "Absolute maximum ratings" - V <sub>DD_BV</sub> , V <sub>DD_ADC</sub> , V <sub>IN</sub> : changed max value Table: "Recommended operating conditions (3.3 V)" - TV <sub>DD</sub> : deleted min value Table: "Reset electrical characteristics" - Changed footnotes 2 and 5 Table: "Voltage regulator electrical characteristics" - C <sub>REGn</sub> : changed max value - C <sub>DEC1</sub> : split into 2 rows - Updated voltage values in footnote 3 Table: "Low voltage monitor electrical characteristics" - Updated voltage nonitor electrical characteristics" - Updated voltage nonitor electrical characteristics" - Updated column Conditions - V <sub>LVDLVCORL</sub> , V <sub>LVDLVBKPL</sub> : changed min/max value Table: "Program and erase specifications" - T <sub>dwprogram</sub> : added initial max value Table: "Flash module life" - Retention: changed min value for blocks with 100K P/E cycles Table: "Flash power supply DC electrical characteristics" - IFREAD, IFMOD: added typ value - Added a footnote Added Section: " NVUSRO[WATCHDOG_EN] field description" Section 4.18: "ADC electrical characteristics" has been moved up in hierarchy (it was Section 4.18: 5). Table: "ADC conversion characteristics" - R <sub>AD</sub> : changed initial max value Table: "On-chip peripherals current consumption" - Removed min/max from the heading - Changed unit of measurement and consequently rounded the values		
15-Mar-2010	6	Internal release.		

Table 55. Document revision history (continued)



		Table 55. Document revision history (continued)		
Date	Revision	Changes		
		Changes between revisions 5 and 7		
		Added LQFP64 package information		
		Updated the "Features" section.		
		Section "Introduction"		
		<ul> <li>Relocated a note</li> </ul>		
		Table: "SPC560B40x/50x and SPC560C40x/50x device comparison"		
		<ul> <li>Added footnote regarding SCI and CAN</li> </ul>		
		Added eDMA block in the "SPC560B40x/50x and SPC560C40x/50x series block diagram" figure		
		Removed alternate function information from "LQFP 100-pin configuration" and "LQFP 100-pin configuration" figures.		
		Added "Functional port pin descriptions" table		
		Deleted the "NVUSRO[WATCHDOG_EN] field description" section		
		Table: "Absolute maximum ratings"		
		- Removed the min value of $V_{IN}$ relative tio $V_{DD}$		
		Table "Recommended operating conditions (3.3 V)"		
		$- \text{TV}_{\text{DD}}$ : made single row		
		"Recommended operating conditions (5.0 V)"		
		- deleted T <sub>A C-Grade Part</sub> , T <sub>J</sub> C-Grade Part, T <sub>A</sub> V-Grade Part, T <sub>J</sub> V-Grade Part, T <sub>A</sub> M-Grade Part, T <sub>J</sub>		
		M-Grade Part TOWS		
		Table: "LQFP thermal characteristics"		
		<ul> <li>Added more rows</li> </ul>		
		<ul> <li>Rounded the values</li> </ul>		
22-Jul-2010	7	Removed table "LBGA208 thermal characteristics"		
		Table "I/O input DC electrical characteristics"		
		<ul> <li>W<sub>FI</sub>: insered a footnote</li> </ul>		
		<ul> <li>– W<sub>NFI</sub>: insered a footnote</li> </ul>		
		Table "I/O consuption"		
		<ul> <li>Removed I<sub>DYNSEG</sub> row</li> </ul>		
		– Added "I/O weight " table		
		Replaced "nRSTIN" with "RESET" in the "RESET electrical characteristics" section.		
		Table "Voltage regulator electrical characteristics"		
		<ul> <li>Updated the values</li> </ul>		
		<ul> <li>Removed I<sub>VREGREF</sub> and I<sub>VREDLVD12</sub></li> </ul>		
		<ul> <li>Added a note about I<sub>DD_BC</sub></li> </ul>		
		Table: "Low voltage monitor electrical characteristics"		
		<ul> <li>– changed min valueV<sub>LVDHV3L</sub>, from 2.7 to 2.6</li> </ul>		
		<ul> <li>Inserted max value of V<sub>LVDLVCORL</sub></li> </ul>		
		– Updated V <sub>PORH</sub> values		
		<ul> <li>Updated V<sub>LVDLVCORL</sub> value</li> </ul>		
		Table "Low voltage power domain electrical characteristics"		
		<ul> <li>Entirely updated</li> </ul>		
		Table "Program and erase specifications"		
		– Inserted T <sub>eslat</sub> row		
		Table "Flash power supply DC electrical characteristics"		
		<ul> <li>Entirely updated</li> </ul>		



Table 55. Document revision history (continued)



Table 55.	Document	revision	history	(continued)	)
	Document	10131011	matory	Commuca	,

<ul> <li>formatting and minor editorial changes throughout Harmonized oscillator nomenclature Device summary table: removed 384 KB code flash device versions Device comparison table: changed temperature value in footnote 2 from 105 °C to 125 °C; removed 384 KB code flash device versions LQFP 64-pin configuration: renamed pin 6 from VPP_TEST to VSS_HV Removed "Pin Muxing" section; added sections "Pad configuration during reset phases", "Voltage supply pins", "Pad types", "System pins," "Functional ports", and "Nexus 2+ pins"</li> <li>Section "NVUSRO register": edited content to separate configuration into electrical parameters and digital functionality; updated footnote describing default value of '1' in field descriptions NVUSRO[PAD3V5V] and NVUSRO[OSCILLATOR_MARGIN] Added section "NVUSRO[WATCHDOG_EN] field description"</li> <li>Recommended operating conditions (3.3 V) and Recommended operating conditions (5.0 V): updated conditions for ambient and junction temperature characteristics I/O input DC electrical characteristics: updated l<sub>LKG</sub> characteristics Section "I/O pad current specification": removed content referencing the I<sub>DYNSEG</sub> maximum value</li> <li>I/O eonsumption: replaced instances of "Root medium square" with "Root mean square"</li> <li>I/O weight: replaced instances of bit "SRE" with "SRC"; added pads PH[9] and PH[10]; added supply segments; removed weight values in 64-pin LQFP for pads that do not exist in that package monitor electrical characteristics"; added event status flag names found in RGM chapter of device reference manual to POR module and LVD descriptions; replaced instances of "Low voltage detector electrical characteristics" updated values for V<sub>LVDLVERL</sub> and V<sub>LVDLVDOR</sub>; replaced "LVD_DIGBKP" with "LVDLVBKP" in note Updated section "Power consumption"</li> <li>Fast external crystal oscillator (3 to 14 MHz) electrical characteristics: updated parameter classification for V<sub>KDOSCOP</sub></li> <li>Crystal oscillator and resonator connection scheme: added footnot</li></ul>			
Equation 11 ADC input leakage current: updated $I_{LKG}$ characteristics ADC conversion characteristics: updated symbols On-chip peripherals current consumption: changed "supply current on "V <sub>DD_HV_ADC</sub> " to "supply current on" V <sub>DD_HV</sub> " in $I_{DD_HV(FLASH)}$ row; updated $I_{DD_HV(PLL)}$ value— was 3 * $f_{periph}$ , is 30 * $f_{periph}$ ; updated footnotes DSPI characteristics: added rows $t_{PCSC}$ and $t_{PASC}$ Added DSPI PCS strobe (PCSS) timing diagram Updated order codes.	01-Oct-2011	9	Harmonized oscillator nomenclature Device summary table: removed 384 KB code flash device versions Device comparison table: changed temperature value in footnote 2 from 105 °C to 125 °C; removed 384 KB code flash device versions LQFP 64-pin configuration: renamed pin 6 from VPP_TEST to VSS_HV Removed "Pin Muxing" section; added sections "Pad configuration during reset phases", "Voltage supply pins", "Pad types", "System pins," "Functional ports", and "Nexus 2+ pins" Section "NVUSRO register": edited content to separate configuration into electrical parameters and digital functionality; updated footnote describing default value of '1' in field descriptions NVUSRO[PAD3V5V] and NVUSRO[OSCILLATOR_MARGIN] Added section "NVUSRO[WATCHDOG_EN] field description" Recommended operating conditions (3.3 V) and Recommended operating conditions (5.0 V): updated conditions for ambient and junction temperature characteristics I/O input DC electrical characteristics: updated l <sub>LKG</sub> characteristics Section "I/O pad current specification": removed content referencing the I <sub>DYNSEG</sub> maximum value I/O consumption: replaced instances of "Root medium square" with "Root mean square" I/O weight: replaced instances of bit "SRE" with "SRC"; added pads PH[9] and PH[10]; added supply segments; removed weight values in 64-pin LQFP for pads that do not exist in that package Reset electrical characteristics: updated parameter classification for  I <sub>WPU</sub> ] Updated Voltage regulator electrical characteristics": changed title (was "Voltage monitor electrical characteristics"); added event status flag names found in RGM chapter of device reference manual to POR module and LVD descriptions; replaced instances of "Low voltage monitor" with "Lwo Voltage detector", updated values for V <sub>UVDLVBKPL</sub> and V <sub>LUVDCORE</sub> ; replaced "LVD_DIGBKP" with "LVDLVBKP" in note Updated section "Power consumption" Fast external crystal oscillator (32 KHz) electrical characteristics: updated parameter classification for V <sub>FXOSCOP</sub> Crystal oscill
	17-Jan-2013	10	Internal review.



Date	Revision	n Changes			
Duto	Revision				
<ul> <li>timer"</li> <li>Table 3 (SPC560B40x/50x and SPC560C40, "System watchdog timer" with "Software w (Automotive Open System Architecture)</li> <li>Table 6 (Functional port pin descriptions), ref Figure 9 (Voltage regulator capacitance com Renamed Figure 10 (V<sub>DD_HV</sub> and V<sub>DD_BV</sub> m maximum slope") and replaced VDD_HV(I Renamed Figure 11 (V<sub>DD_HV</sub> and V<sub>DD_BV</sub> u exit) (was "VDD and VDD_BV supply cons Table 13 (Recommended operating condition and footnote about it.</li> <li>Table 14 (Recommended operating condition and footnote about it.</li> <li>Section 3.17.1, Voltage regulator electrical cl replaced "Slew rate of V<sub>DD</sub>/V<sub>DD_BV</sub>" with "s replaced "When STANDBY mode is used, V<sub>DD</sub>/V<sub>DD_BV</sub> in order to guarantee correct exit." with "When STANDBY mode is used both V<sub>DD_HV</sub> and V<sub>DD_BV</sub> in order to guara STANDBY exit."</li> <li>Table 28 (Power consumption on VDD_BV a I<sub>DDMAX</sub> and I<sub>DDRUN</sub> stating that both curren Table 32 (Flash memory power supply DC ele column replaced V<sub>DD_BV</sub> and V<sub>DD_HV</sub> resp Table 46 (On-chip peripherals current consul replaced V<sub>DD_BV</sub> V<sub>DD_HV</sub> and V<sub>DD_HV</sub> and and VDD_HV_ADC</li> <li>Updated Section 3.26.2, Input impedance and</li> </ul>		<ul> <li>Table 3 (SPC560B40x/50x and SPC560C40x/50x series block summary), replaced "System watchdog timer" with "Software watchdog timer" and specified AUTOSAR (Automotive Open System Architecture)</li> <li>Table 6 (Functional port pin descriptions), replaced VDD with VDD_HV</li> <li>Figure 9 (Voltage regulator capacitance connection), updated pin name apperence</li> <li>Renamed Figure 10 (V<sub>DD_HV</sub> and V<sub>DD_BV</sub> maximum slope) (was "VDD and VDD_BV maximum slope") and replaced VDD_HV(MIN) with VPORH(MAX)</li> <li>Renamed Figure 11 (V<sub>DD_HV</sub> and V<sub>DD_BV</sub> supply constraints during STANDBY mode exit") (was "VDD and VDD_BV supply constraints during STANDBY mode exit") (was "VDD and VDD_BV supply constraints during STANDBY mode exit")</li> <li>Table 13 (Recommended operating conditions (3.3 V)), added minimum value of T<sub>VDD</sub> and footnote about it.</li> <li>Table 14 (Recommended operating conditions (5.0 V)), added minimum value of T<sub>VDD</sub> and footnote about it.</li> <li>Section 3.17.1, Voltage regulator electrical characteristics: replaced "slew rate of V<sub>DD</sub>/V<sub>DD_BV</sub>" with "slew rate of both V<sub>DD_HV</sub> and V<sub>DD_BV</sub>" replaced "When STANDBY mode is used, further constraints apply to the V<sub>DD</sub>/V<sub>DD_BV</sub> in order to guarantee correct regulator functionality during STANDBY exit." with "When STANDBY mode is used, further constraints are applied to the both V<sub>DD_HV</sub> and V<sub>DD_BV</sub> in order to guarantee correct regulator function during STANDBY exit."</li> <li>Table 28 (Power consumption on VDD_BV and VDD_HV), updated footnotes of I<sub>DDMAX</sub> and I<sub>DDRUN</sub> stating that both currents are drawn only from the V<sub>DD_BV</sub> pin.</li> <li>Table 46 (On-chip peripherals current consumption), in the paremeter column replaced V<sub>DD_BV</sub> and V<sub>DD_HV</sub> and V<sub>DD_HV</sub> and V<sub>DD_BV</sub>.</li> </ul>			
18-Sep-2013	12	Updated Disclaimer.			
03-Feb-2015	13	<ul> <li>In <i>Table 2: SPC560B40x/50x and SPC560C40x/50x device comparison:</i> <ul> <li>changed the MPC5604BxLH entry for CAN (FlexCAN) from 3<sup>7</sup> to 2<sup>6</sup>.</li> <li>updated tablenote 7.</li> </ul> </li> <li>In <i>Table 14: Recommended operating conditions (5.0 V)</i>, updated tablenote 5 to: "1 μF (electrolithic/tantalum) + 47 nF (ceramic) capacitance needs to be provided between V<sub>DD_ADC</sub>/V<sub>SS_ADC</sub> pair. Another ceramic cap of 10nF with low inductance package can be added".</li> <li>In <i>Section 3.17.2: Low voltage detector electrical characteristics</i>, added a note on LVHVD5 detector.</li> <li>In <i>Section 5: Ordering information</i>, added a note: "Not all options are available on a devices".</li> </ul>			



#### IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics – All rights reserved



# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

## STMicroelectronics:

SPC560B40L5C6E0	SPC560B50L3C6E0	SPC560B50L3C6E0	SPC560B50L5C6E0	SPC560B50L5C6E0Y
SPC560C50L3C6E0X	SPC560B40L3C6E0X	SPC560B40L3B3E0X	SPC560B40L3B3EDX	SPC560B50L3B4E0X
SPC560B50L3B6E0X	SPC560B50L3C4E0X	SPC560B40L5B6E0X	SPC560B40L3B4E0X	SPC560B40L3B6E0X
SPC560B40L3C4E0X	SPC560B40L3B6E0Y	SPC560C40L3C6E0X	SPC560C50L3B4E0X	SPC560C50L3C6E0Y
SPC560B50L1B4E0Y	SPC560B50L5B4E0X	SPC560B50L1B4E0X		