

## DESCRIPTION

The M66256FP is a high-speed line memory with a FIFO (First In First Out) structure of 5120-word × 8-bit configuration which uses high-performance silicon gate CMOS process technology.

It has separate clock, enable and reset signals for write and read, and is most suitable as a buffer memory between devices with different data processing throughput.


## FEATURES

- Memory configuration ..... 5120 words × 8-bits (dynamic memory)
- High-speed cycle ..... 25ns (Min.)
- High-speed access ..... 18ns (Max.)
- Output hold ..... 3ns (Min.)
- Fully independent, asynchronous write and read operations
- Variable length delay bit
- Output ..... 3 states

## APPLICATION


Digital photocopiers, high-speed facsimile, laser beam printers.

## PIN CONFIGURATION (TOP VIEW)



Outline 24P2U-A

## BLOCK DIAGRAM



5120 × 8-BIT LINE MEMORY (FIFO)

**FUNCTION**

When write enable input  $\overline{WE}$  is "L", the contents of data inputs  $D_0$  to  $D_7$  are written into memory in synchronization with rise edge of write clock input  $WCK$ . At this time, the write address counter is also incremented simultaneously.

The write function given below are also performed in synchronization with rise edge of  $WCK$ .

When  $\overline{WE}$  is "H", a write operation to memory is inhibited and the write address counter is stopped.

When write reset input  $\overline{WRES}$  is "L", the write address counter is initialized.

When read enable input  $\overline{RE}$  is "L", the contents of memory are output to data outputs  $Q_0$  to  $Q_7$  in synchronization with rise edge of read clock input  $RCK$ . At this time, the read address counter is also incremented simultaneously.

The read functions given below are also performed in synchronization with rise edge of  $RCK$ .

When  $\overline{RE}$  is "H", a read operation from memory is inhibited and the read address counter is stopped. The outputs are in the high impedance state.

When read reset input  $\overline{RRES}$  is "L", the read address counter is initialized.

**ABSOLUTE MAXIMUM RATINGS** ( $T_a = 0 \sim 70^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage	A value based on GND pin	-0.5 ~ +7.0	V
V <sub>I</sub>	Input voltage		-0.5 ~ V <sub>CC</sub> + 0.5	V
V <sub>O</sub>	Output voltage		-0.5 ~ V <sub>CC</sub> + 0.5	V
P <sub>d</sub>	Maximum power dissipation	$T_a = 25^\circ\text{C}$		440 mW
T <sub>SIG</sub>	Storage temperature			-65 ~ 150 °C

**RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	V
GND	Supply voltage		0		V
T <sub>OPR</sub>	Operating ambient temperature	0		70	°C

**ELECTRICAL CHARACTERISTICS** ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 10\%$ ,  $GND = 0V$ )

Symbol	Parameter	Test conditions		Limits			Unit	
				Min.	Typ.	Max.		
V <sub>IH</sub>	"H" input voltage	VI = V <sub>CC</sub>		2.0			V	
V <sub>IL</sub>	"L" input voltage					0.8	V	
V <sub>OH</sub>	"H" output voltage	I <sub>OH</sub> = -4mA		V <sub>CC</sub> -0.8			V	
V <sub>OL</sub>	"L" output voltage	I <sub>OL</sub> = 4mA				0.55	V	
I <sub>IH</sub>	"H" input current	VI = V <sub>CC</sub>	WE, WRES, WCK, $\overline{RE}$ , RRES, RCK, $D_0 \sim D_7$			1.0	$\mu\text{A}$	
I <sub>IL</sub>	"L" input current	VI = GND	WE, WRES, WCK, $\overline{RE}$ , RRES, RCK, $D_0 \sim D_7$			-1.0	$\mu\text{A}$	
I <sub>OZH</sub>	Off state "H" output current	VO = V <sub>CC</sub>				5.0	$\mu\text{A}$	
I <sub>OZL</sub>	Off state "L" output current	VO = GND				-5.0	$\mu\text{A}$	
I <sub>CC</sub>	Operating mean current dissipation	VI = V <sub>CC</sub> , GND, Output open	t <sub>WCK</sub> , t <sub>RCK</sub> = 25ns			80	mA	
C <sub>I</sub>	Input capacitance	f = 1MHz				10	pF	
C <sub>O</sub>	Off state output capacitance	f = 1MHz				15	pF	

5120 × 8-BIT LINE MEMORY (FIFO)

**SWITCHING CHARACTERISTICS** ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 10\%$ ,  $GND = 0V$ )

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
tAC	Access time			18	ns
toH	Output hold time	3			ns
toEN	Output enable time	3		18	ns
tODIS	Output disable time	3		18	ns

**TIMING CONDITIONS** ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 10\%$ ,  $GND = 0V$ , unless otherwise noted)


Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
twCK	Write clock (WCK) cycle	25			ns
twCKH	Write clock (WCK) "H" pulse width	11			ns
twCKL	Write clock (WCK) "L" pulse width	11			ns
tRCK	Read clock (RCK) cycle	25			ns
trCKH	Read clock (RCK) "H" pulse width	11			ns
trCKL	Read clock (RCK) "L" pulse width	11			ns
tDS	Input data setup time to WCK	7			ns
tDH	Input data hold time to WCK	3			ns
tRESS	Reset setup time to WCK or RCK	7			ns
tRESH	Reset hold time to WCK or RCK	3			ns
tnRESS	Reset nonselect setup time to WCK or RCK	7			ns
tnRESH	Reset nonselect hold time to WCK or RCK	3			ns
twES	WE setup time to WCK	7			ns
tWEH	WE hold time to WCK	3			ns
tnWES	WE nonselect setup time to WCK	7			ns
tnWEH	WE nonselect hold time to WCK	3			ns
tRES	RE setup time to RCK	7			ns
tREH	RE hold time to RCK	3			ns
tnRES	RE nonselect setup time to RCK	7			ns
tnREH	RE nonselect hold time to RCK	3			ns
tr, tf	Input pulse rise/fall time			20	ns
th	Data hold time (Note 1)			20	ms

Notes 1: For 1-line access, the following should be satisfied:  
 WE "H" level period  $\leq 20\text{ms} - 5120 \text{ twCK } - \text{WRES "L" level period}$   
 RE "H" level period  $\leq 20\text{ms} - 5120 \text{ tRCK } - \text{RRES "L" level period}$

2: Perform reset operation after turning on power supply.

5120 × 8-BIT LINE MEMORY (FIFO)

## TEST CIRCUIT



Input pulse level : 0 ~ 3V


Input pulse rise/fall time : 3ns

Decision voltage input : 1.3V

Decision voltage output : 1.3V (However, t<sub>ODIS</sub>(LZ) is 10% of output amplitude and t<sub>ODIS</sub>(HZ) is 90% of that for decision).

The load capacitance CL includes the floating capacitance of connection and the input capacitance of probe.


Parameter	SW1	SW2
t <sub>ODIS</sub> (LZ)	Closed	Open
t <sub>ODIS</sub> (HZ)	Open	Closed
t <sub>OEN</sub> (ZL)	Closed	Open
t <sub>OEN</sub> (ZH)	Open	Closed

t<sub>ODIS</sub>/t<sub>OEN</sub> TEST CONDITION


5120 × 8-BIT LINE MEMORY (FIFO)

**OPERATING TIMING**

- Write cycle




- Write reset cycle



**5120 × 8-BIT LINE MEMORY (FIFO)**

- Matters that needs attention when WCK stops



**WR&S = "H"**


Input data of n cycle is read at the rising edge after WCK of n cycle and writing operation starts in the WCK low-level period of n+1 cycle. The writing operation is complete at the falling edge after n+1 cycle.

To stop reading write data at n cycle, enter WCK before the rising edge after n+1 cycle.


When the cycle next to n cycle is a disable cycle, WCK for a cycle requires to be entered after the disable cycle as well.

5120 × 8-BIT LINE MEMORY (FIFO)

- Read cycle




- Read reset cycle



**VARIABLE LENGTH DELAY BITS**


- 1-line (5120 bits) delay

A write input data is written into memory at the second rise edge of WCK in the cycle, and a read output data is output from memory at the first rise edge of RCK in the cycle, so that 1-line delay can be made easily.




- N-bit delay bit

(Making a reset at a cycle corresponding to delay length)




## 5120 × 8-BIT LINE MEMORY (FIFO)

- N-bit delay 2  
(Sliding  $\overline{WRES}$  and  $\overline{RRES}$  at a cycle corresponding to delay length)




- N-bit delay 3  
(Disabling  $\overline{RE}$  at a cycle corresponding to delay length)



- Shortest read of data "n" written in cycle n

Cycle n-1 on read side should be started after end of cycle n+1 on write side


When the start of cycle n-1 on read side is earlier than the end of cycle n+1 on write side, output Q<sub>n</sub> of cycle n becomes invalid. In the figure shown below, the read of cycle n-1 is invalid.



- Longest read of data "n" written in cycle n: 1-line delay

Cycle n <1>\* on read side should be started when cycle n <2>\* on write is started

Output Q<sub>n</sub> of n cycle <1>\* can be read until the start of reading side n cycle <1>\* and the start of writing side n cycle <2>\* overlap each other.



<0>\*, <1>\* and <2>\* indicates a line value.

5120 × 8-BIT LINE MEMORY (FIFO)

**APPLICATION EXAMPLE**

Laplacian Filter Circuit for Correction of Resolution in the Secondary Scanning Direction.

