Table of Contents

Revisions

Rev	Description	Date
A	Original Release	09-13-13
B	Updating J1,J2,J3, & J4 and label DEMOFXLN83xxQ to IND-FXS-PLAT	12-13-13
B1	Correction to Drawing Title name: BRKOUT-FXLN8361Q	01-17-14

freescale semiconductor™

RASG - Inertial

2100 E. Elliot Rd
Tempe, AZ 85284

This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.

ICAP Classification: FCP: ___   FIUO: _   PUBI: X

Designer: S. Mejia / M. Holbein	Drawing Title: **BRKOUT-FXLN8361Q**
Drawn by: S. Mejia	Page Title: **CONTENT**
Approved: S. Mejia	Size B	Document Number SCH-28079 PDF: SPF-28079	Rev B1

Date: Friday, January 17, 2014   Sheet 1 of 3

1. Unless Otherwise Specified:

    All resistors are in ohms, most are 1%, 1/10 Watt. Otherwise are 5%, 1/8 Watt.

    All capacitors are in uF, some are 10% or 20%

    All voltages are DC

    All polarized capacitors are tantalum

2. Interrupted lines coded with the same letter or letter
combinations are electrically connected.

3. Device type number is for reference only. The number
varies with the manufacturer.

4. Special signal usage:

    _B Denotes - Active-Low Signal

    <> or [] Denotes - Vectored Signals

5. Interpret diagram in accordance with American
National Standards Institute specifications, current
revision, with the exception of logic block symbology.

EDGE OF BOARD

R1 10K
VDDA
ID
R2
1.50K

Off-Page labels,
reference to IND-FXS-PLAT

DVDD
VDDA
C7
0.1UF

VDD

J1
1
2
3
4
5
6
7
8
TLW-108-05-T-S
DNP

PTB0/LLWU_P5/ADC0_SE8/I2C0_SCL/FTM1_CH0 pg(3)

PTB19/FTM2_CH1 pg(3)
PTB18/FTM2_CH0 pg(3)

PTB11/ADC1_SE15/SPI1_SCK pg(3)
PTB16/SPI1_MOSI pg(3)

pg(3) PTB1/ADC0_SE9/I2C0_SDA
pg(3) PTB2/ADC0_SE12/I2C0_SCL
pg(3) PTB3/ADC0_SE13/I2C0_SDA
pg(3) PTB10/ADC1_SE14/SPI1_PCS0

pg(3) PTB17/SPI1_MISO

J2
1
2
3
4
5
6
7
8
TLW-108-05-T-S
DNP

J3
1
2
3
4
5
6
7
8
TLW-108-05-T-S
DNP

DVDD

VDD

R4
0
DNP

R3
10K
DNP

BYP

C1
0.1UF

U1

NC_12 12
NC_11 11

VDD

C2
4.7uF

C3
0.1UF

1 BYP

2 VDD

3 ST

4 EN

5 G-SELECT

GND_6 6
GND_7 7

FXLN8361Q

XOUT 10
YOUT 9
ZOUT 8

BYP

XOUT
YOUT
ZOUT

VDD
J4
1
2
3
4
5
6
7
8
TLW-108-05-T-S
DNP

C4
9100 pF

C5
9100 pF

C6
9100 pF

SELF TEST

ENABLE

g-Select

NOTES:
PCB outline cuts through the center
lines of J1 and J2

J3 and J4 Can be used to connect to IND-FXS-PLAT
DVDD = 1V8 MCU Digital Supply LDO
VDD = 2V5 Analog Sensor Supply
VDDA = 1V8 MCU ANALOG SUPPLY LDO