



N-channel TrenchMOS intermediate level FET Rev. 3 — 9 July 2012

Product data sheet

1. **Product profile**

1.1 General description

Intermediate level gate drive N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using advanced TrenchMOS technology. This product has been designed and qualified to the appropriate AEC Q101 standard for use in high performance automotive applications.

1.2 Features and benefits

- AEC Q101 compliant
- Suitable for standard and logic level gate drive sources
- Suitable for thermally demanding environments due to 175 °C rating

1.3 Applications

- 12 V and 24 V Automotive systems
- Electric and electro-hydraulic power steering
- Motors, lamps and solenoid control
- Start-Stop micro-hybrid applications
- Transmission control
- Ultra high performance power switching

1.4 Quick reference data

Table 1. **Quick reference data**

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DS}	drain-source voltage	T _j ≥ 25 °C; T _j ≤ 175 °C	-	-	55	V
I _D	drain current	$V_{GS} = 10 \text{ V}; T_{mb} = 25 \text{ °C};$ see Figure 1	-	-	44	Α
P _{tot}	total power dissipation	T _{mb} = 25 °C; see <u>Figure 2</u>	-	-	80	W
Static char	acteristics					
R _{DSon}	drain-source on-state resistance	$V_{GS} = 10 \text{ V}; I_D = 12 \text{ A}; T_j = 25 \text{ °C};$ see <u>Figure 11</u>	-	16	19	mΩ
Dynamic c	haracteristics					
Q_{GD}	gate-drain charge	$I_D = 25 \text{ A}$; $V_{DS} = 44 \text{ V}$; $V_{GS} = 10 \text{ V}$; see Figure 13; see Figure 14	-	11.2	-	nC
Avalanche	ruggedness					
E _{DS(AL)S}	non-repetitive drain-source avalanche energy	I_D = 44 A; V_{sup} ≤ 55 V; R_{GS} = 50 Ω; V_{GS} = 10 V; $T_{j(init)}$ = 25 °C; unclamped	-	-	45	mJ





N-channel TrenchMOS intermediate level FET

2. Pinning information

Table 2. Pinning information

Pin	Symbol	Description	Simplified outline	Graphic symbol
1	G	gate		
2	D	drain	mb	D
3	S	source		$G \stackrel{\longleftarrow}{\mapsto} A$
mb	D	mounting base; connected to drain	1 3	mbb076 S
			DPAK (SOT428)	

3. Ordering information

Table 3. Ordering information

Type number	Package		
	Name	Description	Version
BUK6217-55C	DPAK	plastic single-ended surface-mounted package (DPAK); 3 leads (one lead cropped)	SOT428

4. Marking

Table 4. Marking codes

Type number	Marking code
BUK6217-55C	BUK6217-55C



N-channel TrenchMOS intermediate level FET

5. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions		Min	Max	Unit
V_{DS}	drain-source voltage	T _j ≥ 25 °C; T _j ≤ 175 °C		-	55	V
V_{GS}	gate-source voltage	DC	<u>[1]</u>	-16	16	V
		Pulsed	[2]	-20	20	V
I _D	drain current	$T_{mb} = 25 ^{\circ}C; V_{GS} = 10 V; \text{ see } \frac{\text{Figure 1}}{}$		-	44	Α
		T_{mb} = 100 °C; V_{GS} = 10 V; see <u>Figure 1</u>		-	31	Α
I _{DM}	peak drain current	T_{mb} = 25 °C; pulsed; $t_p \le 10 \mu s$; see Figure 3		-	175	Α
P _{tot}	total power dissipation	T _{mb} = 25 °C; see <u>Figure 2</u>		-	80	W
T _{stg}	storage temperature			-55	175	°C
Tj	junction temperature			-55	175	°C
Source-dra	ain diode					
I _S	source current	T _{mb} = 25 °C		-	44	Α
I _{SM}	peak source current	pulsed; $t_p \le 10 \mu s$; $T_{mb} = 25 \text{ °C}$		-	175	Α
Avalanche	ruggedness					
E _{DS(AL)S}	non-repetitive drain-source avalanche energy	I_D = 44 A; V_{sup} ≤ 55 V; R_{GS} = 50 Ω; V_{GS} = 10 V; $T_{j(init)}$ = 25 °C; unclamped		-	45	mJ
E _{DS(AL)R}	repetitive drain-source avalanche energy		[3][4][5]	-	-	J

^{[1] -16}V accumulated duration not to exceed 168 hrs

^[2] Accumulated pulse duration not to exceed 5mins.


^[3] Single-pulse avalanche rating limited by maximum junction temperature of 175 °C.

^[4] Repetitive avalanche rating limited by an average junction temperature of 170 °C.

^[5] Refer to application note AN10273 for further information.



N-channel TrenchMOS intermediate level FET




Pder (%)

80

40 $P_{der} = \frac{P_{tot}}{P_{tot(25^{\circ}C)}} \times 100\%$

Fig 1. Continuous drain current as a function of mounting base temperature

Fig 2. Normalized total power dissipation as a function of mounting base temperature



 T_{mb} = 25 °C; I_{DM} is a single pulse

Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage




N-channel TrenchMOS intermediate level FET

6. Thermal characteristics

Table 6. Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{th(j-mb)}$	thermal resistance from junction to mounting base	see Figure 4	-	-	1.87	K/W





N-channel TrenchMOS intermediate level FET

7. Characteristics

Table 7. Characteristics


Table 7.	Characteristics					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static cha	aracteristics					
V _{(BR)DSS}	drain-source breakdown voltage	$I_D = 250 \mu A; V_{GS} = 0 V; T_j = 25 °C$	55	-	-	V
		$I_D = 250 \mu A; V_{GS} = 0 V; T_j = -55 °C$	50	-	-	V
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1$ mA; $V_{DS} = V_{GS}$; $T_j = 25$ °C; see <u>Figure 9</u> ; see <u>Figure 10</u>	1.8	2.3	2.8	V
		$I_D = 1 \text{ mA}$; $V_{DS} = V_{GS}$; $T_j = -55 \text{ °C}$; see Figure 10	-	-	3.3	V
		$I_D = 1$ mA; $V_{DS} = V_{GS}$; $T_j = 175$ °C; see Figure 10	0.8	-	-	V V V V V V V V PA PA NA NA MΩ MΩ MΩ NC NC NC NC NC PF PF NS NS NS NS NS NS NS NS NS NS NS NS NS
I _{DSS}	drain leakage current	$V_{DS} = 55 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 175 \text{ °C}$	-	-	500	μΑ
		$V_{DS} = 55 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	0.02	1	μΑ
I _{GSS}	gate leakage current	$V_{GS} = 20 \text{ V}; V_{DS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	2	100	V V V V V V V V V V V V V PA nA nA mΩ mΩ mΩ nC nC nC nC nC pF pF pF ns ns
		$V_{GS} = -20 \text{ V}; V_{DS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	2	100	nΑ
R _{DSon}	drain-source on-state resistance	$V_{GS} = 10 \text{ V}; I_D = 12 \text{ A}; T_j = 25 \text{ °C}; \text{ see}$ Figure 11	-	16	19	mΩ
		$V_{GS} = 5 \text{ V}; I_D = 12 \text{ A}; T_j = 25 \text{ °C};$ see Figure 11	-	19.6	24.5	mΩ
		$V_{GS} = 4.5 \text{ V}; I_D = 12 \text{ A}; T_j = 25 \text{ °C};$ see Figure 11	-	21.2	28.5	mΩ
		$V_{GS} = 10 \text{ V}; I_D = 12 \text{ A}; T_j = 175 ^{\circ}\text{C};$ see Figure 12; see Figure 11	-	-	42	V μA μA nA nA mΩ mΩ mC nC nC pF pF pr ns ns
Dynamic	characteristics					
$Q_{G(tot)}$	total gate charge	$I_D = 25 \text{ A}$; $V_{DS} = 44 \text{ V}$; $V_{GS} = 5 \text{ V}$; see Figure 13; see Figure 14	-	19.3	-	nC
		I _D = 25 A; V _{DS} = 44 V; V _{GS} = 10 V;	-	33.8	-	nC
Q_GS	gate-source charge	see Figure 13; see Figure 14	-	5.2	-	nC
Q_{GD}	gate-drain charge		-	11.2	-	nC
C _{iss}	input capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}; f = 1 \text{ MHz};$	-	1453	1950	pF
C _{oss}	output capacitance	T _j = 25 °C; see <u>Figure 15</u>	-	156	190	pF
C _{rss}	reverse transfer capacitance		-	110	152	pF
t _{d(on)}	turn-on delay time	$V_{DS} = 45 \text{ V}; R_L = 1.8 \Omega; V_{GS} = 10 \text{ V};$	-	9.8	-	ns
t _r	rise time	$R_{G(ext)} = 10 \Omega$	-	29.7	-	ns
t _{d(off)}	turn-off delay time		-	56	-	ns
t _f	fall time		-	45.6	-	ns
L _D	internal drain inductance	from upper edge of drain mounting base to centre of die ; $T_j = 25$ °C	-	3.5	-	nΗ
L _S	internal source inductance	from source lead to source bond pad ; $T_j = 25 ^{\circ}\text{C}$	-	7.5	-	nΗ



N-channel TrenchMOS intermediate level FET


Table 7. Characteristics ... continued

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Source-dra	ain diode					
V_{SD}	source-drain voltage	$I_S = 25 \text{ A}$; $V_{GS} = 0 \text{ V}$; $T_j = 25 \text{ °C}$; see Figure 16	-	0.9	1.2	V
t _{rr}	reverse recovery time	$I_S = 20 \text{ A}; dI_S/dt = -100 \text{ A/}\mu\text{s};$	-	43	-	ns
Q_r	recovered charge	$V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}$	-	70	-	nC




 $T_j = 25$ °C; $t_p = 300 \,\mu\text{s}$

Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values




 $T_j = 25$ °C; $I_D = 12$ A

Fig 7. Drain-source on-state resistance as a function of gate-source voltage; typical values



$$V_{DS} > I_D \times R_{DSon}$$

Fig 6. Transfer characteristics: drain current as a function of gate-source voltage; typical values



 $T_j = 25 \,^{\circ}\text{C}; V_{DS} = 25 \,^{\circ}\text{V}$

Fig 8. Forward transconductance as a function of drain current; typical values



N-channel TrenchMOS intermediate level FET




Fig 9. Sub-threshold drain current as a function of gate-source voltage




Fig 10. Gate-source threshold voltage as a function of




Fig 11. Drain-source on-state resistance as a function of drain current; typical values




Fig 12. Normalized drain-source on-state resistance factor as a function of junction temperature



N-channel TrenchMOS intermediate level FET






Fig 13. Gate charge waveform definitions



 $T_j = 25$ °C; $I_D = 25$ A

Fig 14. Gate-source voltage as a function of gate charge; typical values



 $V_{GS} = 0 \text{ V}; \text{ f} = 1 \text{ MHz}$

Fig 15. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values




Fig 16. Source (diode forward) current as a function of source-drain (diode forward) voltage; typical values

N-channel TrenchMOS intermediate level FET

8. Package outline




Fig 17. DPAK (SOT428)

BUK6217-55C All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.



N-channel TrenchMOS intermediate level FET

9. Revision history

Table 8. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
BUK6217-55C v.3	20120709	Product data sheet	-	BUK6217-55C v.2
Modifications:	 Various chang 	es to content.		
BUK6217-55C v.2	20101004	Product data sheet	-	BUK6217-55C v.1



N-channel TrenchMOS intermediate level FET

10. Legal information

10.1 Data sheet status

Document status[1] [2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions'
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URLhttp://www.nxp.com.

10.2 Definitions

Preview — The document is a preview version only. The document is still subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet

10.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the

BUK6217-55C

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.



NXP Semiconductors

BUK6217-55C

N-channel TrenchMOS intermediate level FET

Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published athttp://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

10.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Adelante, Bitport, Bitsound, CoolFlux, CoReUse, DESFire, EZ-HV, FabKey, GreenChip, HiPerSmart, HITAG, I²C-bus logo, ICODE, I-CODE, ITEC, Labelution, MIFARE, MIFARE Plus, MIFARE Ultralight, MoReUse, QLPAK, Silicon

Tuner, SiliconMAX, SmartXA, STARplug, TOPFET, TrenchMOS, TriMedia and UCODE — are trademarks of NXP B.V.

HD Radio and**HD Radio** logo — are trademarks of iBiquity Digital Corporation.

11. Contact information

For more information, please visit:http://www.nxp.com

For sales office addresses, please send an email to:salesaddresses@nxp.com





N-channel TrenchMOS intermediate level FET

12. Contents

Product profile
General description
Features and benefits1
Applications1
Quick reference data1
Pinning information2
Ordering information2
Marking2
Limiting values3
Thermal characteristics5
Characteristics6
Package outline10
Revision history11
Legal information12
Data sheet status
Definitions12
Disclaimers
Trademarks
Contact information13

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.