	REVISIONS		
LTR	DESCRIPTION	DATE	APPROVED
_	LTR		



Prepare	d in acco	rdance	e with A	SME	Y14.2	24												Vend	dor iter	n drav	ving
REV																					
PAGE																					
REV																					
PAGE																					
REV ST	ATUS	RE	v																		
OF PAG	SES	PA	GE		1	2	3	4	5	6	7	8	9	10	11						
PMIC N	/A		PREF	PARE	D BY							DLA LAND AND MARITIME									
					F	hu H.	Nguy	en			COLUMBUS, OHIO 43218-3990 http://www.landandmaritime.dla.mil/										
Original	date of		CHEC	CKED	BY						TITLE										
drawing YY	' MM DD				F	hu H.	Nauve	en			MICROCIRCUIT, LINEAR-DIGITAL, 8-CHANNEL,										
			Phu H. Nguyen						I <sup>2</sup> C, 12-BIT SAR ADC WITH TEMPERATURE SENSOR, MONOLITHIC SILICON												
1	7-08-22		APPF	ROVE	DBY						SE	NSOF	R, M	ONO	LITH	IC SI	LICC	DN			
					Tł	nomas	M. He	ess													
			SIZ	Έ	COD	E IDE	NT. N	0.			DWG NO.										
A 16236						\	/62	2/17	<b>'</b> 61	0											
				<b>PAGE</b> 1 <b>OF</b> 11																	

DISTRIBUTION STATEMENT A. Approved for public release. *Distribution is unlimited*. AMSC N/A

# 1. SCOPE

1.1 <u>Scope</u>. This drawing documents the general requirements of a high performance 8-Channel, I<sup>2</sup>C, 12-Bit SAR ADC with Temperature Sensor microcircuit, with an operating temperature range of -55°C to +125°C.

1.2 <u>Vendor Item Drawing Administrative Control Number</u>. The manufacturer's PIN is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation:

V62/17610 Drawing number	- <u>01</u> Device type (See 1.2.1)	Case outline (See 1.2.2)	Lead finish (See 1.2.3)
1.2.1 Device type(s).			
Device type	Generic	<u>Ci</u>	rcuit function
01	AD7291 –EP	8-Channel, I <sup>2</sup> C, 12	P-Bit SAR ADC with Temperature Sensor

1.2.2 <u>Case outline(s)</u>. The case outlines are as specified herein.

Outline letter	Number of pins	JEDEC PUB 95	Package style
Х	20	JEDEC MO-220-WGGD-11	Lead Frame Chip Scale Package (LFCSP)

1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer:

Finish designator	<u>Material</u>
A B C D E F	Hot solder dip Tin-lead plate Gold plate Palladium Gold flash palladium Tin-lead alloy (BGA/CGA) Other

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. <b>V62/17610</b>
COLUMBUS, OHIO	A	16236	
		REV	PAGE 2

### 1.3 Absolute maximum ratings. 1/

V <sub>DD</sub> to GND1, GND V <sub>DRIVE</sub> to GND1, GND	
Analog Input Voltage to GND1	
Digital Input Voltage to GND1	-0.3 V to V <sub>DRIVE</sub> + 0.3 V
Digital Output Voltage to GND1	-0.3 V to V <sub>DRIVE</sub> + 0.3 V
V <sub>REF</sub> to GND1	-0.3 V to +3 V
GND to GND1	-0.3 V to +0.3 V
Input Current to Any Pin Except Supplies 2/	±10 m A
Operating temperature range:	-55°C to +125°C
Storage temperature range	-65°C to 150°C
Junction temperature	150°C
Pb-free Tem perature, Soldering:	
Reflow	260(+0)°C
ESD	2 kV

#### 1.4 Thermal characteristics.

Thermal resistance

Case outline	θја	θις	Unit
Case X <u>3</u> /	52	6.5	°C/W

#### 2. APPLICABLE DOCUMENTS

# JEDEC - SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC)

JEP95 – Registered and Standard Outlines for Semiconductor Devices JESD51 – Methodology for the Thermal Measurement of Component Packages (Single Semiconductor Device).

(Copies of these documents are available online at http://www.jedec.org or from JEDEC – Solid State Technology Association, 3103 North 10th Street, Suite 240–S, Arlington, VA 22201-2107).

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. <b>V62/17610</b>
COLUMBUS, OHIO	A	<b>16236</b>	
		REV	PAGE 3

<sup>&</sup>lt;u>1</u>/ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

<sup>2/</sup> Transient currents of up to 100 mA do not cause latch-up.

<sup>3/</sup> Thermal impedance simulated values are based on JEDEC 2S2P thermal test board with 9 thermal vias. See JEDEC JESD51.

#### 3. REQUIREMENTS

3.1 <u>Marking</u>. Parts shall be permanently and legibly marked with the manufacturer's part number as shown in 6.3 herein and as follows:

- A. Manufacturer's name, CAGE code, or logo
- B. Pin 1 identifier
- C. ESDS identification (optional)

3.2 <u>Unit container</u>. The unit container shall be marked with the manufacturer's part number and with items A and C (if applicable) above.

3.3 <u>Electrical characteristics</u>. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.4 <u>Design, construction, and physical dimension</u>. The design, construction, and physical dimensions are as specified herein.

- 3.5 Diagrams.
- 3.5.1 <u>Case outline</u>. The case outline shall be as shown in 1.2.2 and figure 1.
- 3.5.2 <u>Terminal connections</u>. The terminal connections shall be as shown in figure 2.
- 3.5.3 <u>Terminal function</u>. The terminal function shall be as shown in figure 3.
- 3.5.4 <u>Functional block diagram</u>. The functional block diagram shall be as shown in figure 4.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. <b>V62/17610</b>
COLUMBUS, OHIO	A	<b>16236</b>	
		REV	PAGE 4

TABLE I. Electrical performance characteristics.	<u>1</u> /
--	------------

Test	Test conditions		Limits 3/	/	Unit
	<u>2</u> /	Min	Тур	Max	
<b>DYNAMIC PERFORMANCE</b> (f <sub>IN</sub> = 1 kHz sine	e wave)				
Signal-to-Noise Ratio (SNR)		70	71		dB
Signal-to-Noise + Distortion Ratio (SINAD)		70	71		dB
Total Harmonic Distortion (THD)			-84	-78	dB
Spurious-Free Dynamic Range (SFDR)			-85	-80	dB
Intermodulation Distortion (IMD)	$f_A = 5.4 \text{ kHz}, f_B = 4.6 \text{ kHz}$				
Second-Order Terms			-88		dB
Third-Order Terms			-88		dB
Channel-to-Channel Isolation	$f_{IN} = 10 \text{ kHz}$		-100		dB
Full Power Bandwidth <u>4</u> /					
	At 3 dB		30		MHz
	At 0.1 dB		10		MHz
DC ACCURACY					
Resolution		12			Bits
Integral Nonlinearity (INL)			±0.5	±1	LSB
Differential Nonlinearity (DNL)	Guaranteed no missing codes to 12 bit		±0.5	±0.99	LSB
Offset Error			±2	±4.5	LSB
Offset Error Matching			±2.5	±4.5	LSB
Offset Temperature Drift			4		ppm/°C
Gain Error			±1	±4	LSB
Gain Error Matching			±1	±2.5	LSB
Gain Temperature Drift			0.5		ppm/°C
ANALOG INPUT					
Input Voltage Ranges		0		VREF	V
DC Leakage Current			±0.01	±1	μA
Input Capacitance <u>4</u> /	When in track		34		pF
	When in hold		8		pF
REFERENCE INPUT/OUTPUT			n		
Reference Output Voltage <u>5</u> /	±0.3% maximum at 25°C	2.4925	2.5	2.5075	V
Long-Term Stability	For 1000 hours		150		ppm
Output Voltage Hysteresis			50		ppm
Reference Input Voltage Range 6/		1		2.5	
DC Leakage Current	External reference applied to Pin VREF		±0.01	±1	μA
VREF Output Impedance			1		
Reference Temperature Coefficient			12	35	ppm/°C
V <sub>REF</sub> Noise <u>4</u> /	Bandwidth = 10 MHz		60		µV/ms
LOGIC INPUTS (SDA, SCL)					
Input High Voltage VINH		07 ×			V
		VDRIVE			

See footnote at end of table.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	<b>16236</b>	V62/17610
		REV	PAGE 5

Test	Test conditions	I	_imits	ts	
		Min	Тур	Max	
LOGIC OUTPUTS					
Output High Voltage, Vон	V <sub>DRIVE</sub> < 1.8	V <sub>DRIVE</sub> - 0.3			V
	$V_{DRIVE} \ge 1.8$	V <sub>DRIVE</sub> - 0.2			
Output Low Voltage, VoL	Isink = 3 mA			0.4	V
	Isink = 6 mA			0.6	
Floating State Leakage Current			±0.01	±1	μA
Floating State Output Capacitance	<u>4</u> /		8		pF
INTERNAL TEMPERATURE SENS	SOR				
Operating Range		-55		+125	°C
Accuracy	$T_A = -55^{\circ}C$ to $+85^{\circ}C$		±1	±2	°C
	T <sub>A</sub> = 85°C to 125°C		±1	±3	
Resolution	LSB size		0.25		°C
CONVERSION RATE					
Conversion Time			3.2		S
Autocycle Update Rate 7/			50		S
Throughput Rate	$f_{SCL} = 400 \text{ kHz}$			22.22	kSPS
POWER REQUIREMENTS (Digita	I inputs = 0 V or $V_{DRIVE}$ )				
V <sub>DD</sub>		2.8	3	3.6	V
VDRIVE		1.65	3	3.6	V
Itotal <u>8</u> / <u>9</u> /					
Normal Mode (Operational)			2.9	3.5	mA
Norm al Mode (Static)			2,9	3.4	mA
Full Power-Down Mode	$T_A = -55^{\circ}C$ to $+25^{\circ}C$		0.3	1.6	Α
	$T_A = >25^{\circ}C$ to $85^{\circ}C$		1.6	4.5	Α
	T <sub>A</sub> = >85°C to 125°C		4,9	13	Α
Power Dissipation <u>9</u> /					
Normal Mode (Operational)	$V_{DD} = 3 V, V_{DRIVE} = 3 V$		8.7	10.5	mW
			10.4	12.6	mW
Norm al Mode (Static)			10.4	12.2	mW
Full Power-Down Mode	$T_A = -55^{\circ}C$ to $+25^{\circ}C$		1.1	5.8	μW
	T <sub>A</sub> = >25°C to 85°C		5.8	16.2	μW
	$T_A = >85^{\circ}C$ to $125^{\circ}C$		17.6	46.8	μW

### TABLE I. Electrical performance characteristics - Continued. 1/

1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design.

2/ V<sub>DD</sub> = 2.8 V to 3.6 V; V<sub>DRIVE</sub> = 1.65 V to 3.6 V; f<sub>SCL</sub> = 400 kH z, fast SCLK mode; V<sub>REF</sub> = 2.5 V internal/external; T<sub>A</sub> = -55°C to +125°C, unless otherwise noted

3/ All specifications expressed in decibels are referred to full-scale range (FSR) and tested with an input signal at 0.5 dB below full scale, unless otherwise specified.

4/ Sample tested during initial product release to ensure compliance.

5/ Refers to Pin VREF specified for 25°C.

6/ A correction factor can be required on the temperature sensor results when using an external VREF (see manufacturer AD7291 data sheet).

- 7/ Sampled during initial product release to ensure compliance; not subject to production testing.
- 8/ ITOTAL is the total current flowing in VDD and VDRIVE.
- <u>9</u>/ ItotaL and power dissipation are specified with  $V_{DD} = V_{DRIVE} = 3.6 V$ , unless otherwise noted.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO.
COLUMBUS, OHIO	A	16236	<b>V62/17610</b>
		REV	PAGE 6





# NOTES:

- 1. All linear dimensions are in millimeters.
- 2. For proper connection of the Exposed PAD, Refer to the Terminal Configuration and Terminal functions section of this data sheet.
- 3. Falls within JEDEC MO-220-VGGD-11.



DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. <b>V62/17610</b>
COLUMBUS, OHIO	A	16236	
		REV	PAGE 7

	Case outline X					
Terminal number	Terminal symbol	Terminal number	Terminal symbol			
1	Vins	20	V <sub>IN2</sub>			
2	VIN4	19	V <sub>IN1</sub>			
3	V <sub>IN5</sub>	18	VINO			
4	Ving	17	PD/RST			
5	Vin7	16	VDRIVE			
6	GND1	15	SCL			
7	VREF	14	SDA			
8	DCAP	13	AS1			
9	GND	12	ALERT			
10	Vdd	11	AS0			

# NOTES:

1. The EXPOSED Metal paddle on the bottom of the LFCSP package should be soldered to the PCB Ground for proper Heat Dissipation and performance

FIGURE 2. Terminal connections.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. <b>V62/17610</b>
COLUMBUS, OHIO	A	16236	
		REV	PAGE 8

Terminal number	Terminal symbol	DESCRIPTION
1, 2, 3, 4,	Vin3, Vin4, Vin5, Vin6,	Analog Inputs. The AD7291-EP has eight single-ended analog inputs that are multiplexed into the on-chip track and-hold amplifier. Each input channel can accept analog inputs from
5, 18, 19, 20	Vin7, Vin0, Vin1, Vin2	0 V to 2.5 V. Any unused input channels must be connected to GND1 to avoid noise pickup.
6	GND1	Ground. Ground reference point for the internal reference circuitry on the AD7291-EP. All analog input signals and the external reference signals must be referred to this GND1 voltage. The GND1 pin must be connected to the ground plane of a system. All ground pins must ideally be at the same potential and must not be more than 0.3 V apart, even on a transient basis. The VREF pin must be decoupled to this ground pin via a 10 F decoupling capacitor.
7	Vref	Internal Reference/External Reference Supply. The nominal internal reference voltage of 2.5 V appears at this pin. Provided the output is buffered, the on-chip reference can be taken from this pin and applied externally to the rest of a system. Decoupling capacitors must be connected to this pin to decouple the reference buffer. For best performance, it is recommended to use a 10 F decoupling capacitor on this pin to GND1. The internal reference can be disabled and an external reference supplied to this pin if required. The input voltage range for the external reference is 2.0 V to 2.5 V.
8	DCAP	Decoupling Capacitor Pin. Decoupling capacitors (1 F recommended) are connected to this pin to decouple the internal low dropout regulator (LDO).
9	GND	Ground. Ground reference point for all analog and digital circuitry on the AD7291-EP. The GND pin must be connected to the ground plane of the system . All ground pins must ideally be at the same potential and must not be more than 0.3 V apart, even on a transient basis. Both DCAP and VDD pins must be decoupled to this GND pin.
10	Vdd	Supply Voltage, 2.8 V to 3.6 V. This supply must be decoupled to GND with 10 F and 100 nF decoupling capacitors.
11, 13	AS0, AS1	Logic Inputs. Together, the logic state of these two inputs selects a unique I2C address for the AD7291-EP. See the manufacturer AD7291 data sheet for details. The device address depends on the voltage applied to these pins.
12	ALERT	Digital Output. This pin acts as an out-of-range indicator and, if enabled, becomes active when the conversion result violates the DATA <sub>HIGH</sub> or DATA <sub>LOW</sub> register values. See the manufacturer AD7291 data sheet for further details.
14	SDA	Digital Input/Output. Serial bus bidirectional data. This open-drain output requires a pull-up resistor. The output coding is straight binary for the voltage channels and twos complement for the temperature sensor result.

FIGURE 3. Terminal function.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. <b>V62/17610</b>
COLUMBUS, OHIO	A	<b>16236</b>	
		REV	PAGE 9



FIGURE 4. Functional block diagram.

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. <b>V62/17610</b>
COLUMBUS, OHIO	A	<b>16236</b>	
		REV	PAGE 10

#### 4. VERIFICATION

4.1 <u>Product assurance requirements</u>. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. Such procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable.

### 5. PREPARATION FOR DELIVERY

5.1 <u>Packaging</u>. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer's standard commercial practices for electrostatic discharge sensitive devices.

### 6. NOTES

6.1 ESDS. Devices are electrostatic discharge sensitive and are classified as ESDS class 1 minimum.

6.2 <u>Configuration control</u>. The data contained herein is based on the salient characteristics of the device manufacturer's data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided.

6.3 <u>Suggested source(s) of supply</u>. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. DLA Land and Maritime maintains an online database of all current sources of supply at <u>https://landandmaritimeapps.dla.mil/programs/smcr/default.aspx</u>

Vendor item drawing administrative control number <u>1</u> /	Device manufacturer CAGE code	Order Quantity	Vendor part number
	0.4055	Tray units = 490	AD7291TCPZ-EP
V62/17610-01XE	24355	Reel units = 1500	AD7291TCPZ-EP-RL7

1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation.

# CAGE code

24355

#### Source of supply

Analog Devices 1 Technology Way P.O. Box 9106 Norwood, MA 02062-9106

DLA LAND AND MARITIME	SIZE	CODE IDENT NO.	DWG NO. <b>V62/17610</b>
COLUMBUS, OHIO	A	16236	
		REV	PAGE 11