# Am29C331

CMOS 16-Bit Microprogram Sequencer

# PRFI IMINARY

# DISTINCTIVE CHARACTERISTICS

- 16-Bits Address up to 64K Words Supports 110-ns microcycle time for a 32-bit highperformance system when used with the other members of the Am29C300 Family.
- Speed Select Supports 80-ns system cycle time.
- Real-Time Interrupt Support . Micro-trap and interrupts are handled transparently at any microinstruction boundary.
- Built-In Conditional Test Logic Has twelve external test inputs, four of which are used to internally generate an additional four test conditions. Test multiplexer selects one out of 16 test inputs.

#### Break-Point Logic

Built-in address comparator allows break-points in the microcode for debugging and statistics collection.

#### Master/Slave Error Checking Two sequencers can operate in parallel as a master and a slave. The slave generates a fault flag for unequal results.

#### 33-Level Stack

Provides support for interrupts, loops, and subroutine nesting. It can be accessed through the D-bus to support diagnostics.

# GENERAL DESCRIPTION

The Am29C331 is a 16-bit wide, high-speed single-chip sequencer designed to control the execution sequence of microinstructions stored in the microprogram memory. The instruction set is designed to resemble high-level language constructs, thereby bringing high-level language programming to the micro level.

The Am29C331 is interruptible at any microinstruction boundary to support real-time interrupts. Interrupts are handled transparently to the microprogrammer as an unexpected procedure call. Traps are also handled transparently at any microinstruction boundary. This feature allows reexecution of the prior microinstruction. Two separate buses are provided to bring a branch address directly into the chip from two sources to avoid slow turn-on and turn-off times for different sources connected to the data-input bus. Four

sets of multiway inputs are also provided to avoid slow turnon and turn-off times for different branch-address sources. This feature allows implementation of table look-up or use of external conditions as part of a branch address. The 33-deep stack provides the ability to support interrupts, loops, and subroutine nesting. The stack can be read through the D-bus to support diagnostics or to implement multitasking at the micro-architecture level. The master/ slave mode provides a complete function check capability for the device.

Fabricated using Advanced Micro Devices' 1.6 micron CMOS process, the Am29C331 is powered by a single 5volt supply. The device is housed in a 120-terminal pin-grid array package.



# **RELATED AMD PRODUCTS**

Part No.	Description			
Am29114	Vectored Priority Interrupt Controller			
Am29116	High-Performance Bipolar 16-Bit Microprocessor			
Am29C116	High-Performance CMOS 16-Bit Microprocessor			
Am29PL141	Field-Programmable Controller			
Am29C323	CMOS 32-Bit Parallel Multiplier			
Am29325	32-Bit Floating-Point Processor			
Am29C325	CMOS 32-Bit Floating-Point Processor			
Am29332	32-Bit Extended Function ALU			
Am29C332	CMOS 32-Bit Extended Function ALU			
Am29334	64 x 18 Four-Port, Dual-Access Register File			
Am29C334	CMOS 64 x 18 Four-Port Dual-Access Register File			
Am29337	16-Bit Bounds Checker			
Am29338	Byte Queue			



# CONNECTION DIAGRAM

120-Lead PGA\*

	A	В	с	D	£	F	G	н	J	к	L	м	N
1	M0.0	M1,0	M2,0	M2,1	C/N	M1,2	M1,3	M2,3	GND	RST	INTR	SLAVE	D15
2	Do	A0	M3,0	M1,1	M0.2	M2,2	M0,3	M3,3	EQUAL	OED	INTEN	HOLD	A15
3	vcc	YD	D:	M0,1	M3,1	GND	M3,2	vcc	A.FULL	ERROR	INTA	¥15	vcc
4	A1	¥١	D2								D14	A14	¥14
5	GND	A2	¥2								D13	A13	GND
6	A3	D3	GND								GND	D12	¥13
7	Y3	D4	A4								A12	¥12	D11
8	D5	¥4	vcc								VCC	¥11	A11
9	GND	A5	¥5								D10	<b>A</b> 10	GND
10	D6	A6	¥6								¥10	Da	A9
11	vcc	D7	T3	T6	GND	<b>T</b> 10	T11	10	vcc	13	Y9	D8	vcc
12	A7	T1	T2	T5	GND	Ŧ7	S0	\$1	vcc	12	14	84	¥8
13	¥7	To	T9	T4	GND	Τ8	CP	\$3	vcc	11	\$2	15	FC

CD010380

\*Pins facing up.

PIN DESIGNATIONS (Sorted by Pin No.)									
PIN NO. PIP	PAD NO.	PIN NAME	PIN NO.	PAD NO.	PIN NAME	PIN NO.	PAD NO.	PIN NAME	PIN NO.
M-5 A M-6 C M-7 Y M-8 Y M-9 A M-10 C M-11 C M-12 A M-13 Ig N-12 A M-13 Ig N-1 C N-2 A N-3 V N-2 A N-3 V N-5 G N-6 Y N-7 C N-8 A N-9 G N-10 A N-11 V N-13 F	10 68 34 95 94 11 71 70 37 38 39 13 72 12 92 33 93 14 74 73 18 79 23 22 83 85 27 88 32 35 75 15 77 78	M3, 3 VCC I <sub>0</sub> S1 S3 GND EQUAL A-FULL VCC VCC VCC VCC RST OED ERROR I <sub>3</sub> I <sub>2</sub> I1 INTR INTEN INTA D14 D13 GND A12 VCC D10 Y10 Y9 I <sub>4</sub> S2 SLAVE HOLD Y15 A14	$ \begin{array}{c} \text{H-2} \\ \text{H-3} \\ \text{H-11} \\ \text{H-12} \\ \text{H-13} \\ \text{J-2} \\ \text{J-3} \\ \text{J-2} \\ \text{J-3} \\ \text{J-11} \\ \text{J-2} \\ \text{J-3} \\ \text{J-11} \\ \text{J-2} \\ \text{J-13} \\ \text{K-11} \\ \text{K-2} \\ \text{K-3} \\ \text{K-11} \\ \text{K-2} \\ \text{K-3} \\ \text{K-11} \\ \text{K-2} \\ \text{L-2} \\ \text{L-3} \\ \text{L-4} \\ \text{L-5} \\ \text{L-6} \\ \text{L-7} \\ \text{L-8} \\ \text{L-9} \\ \text{L-10} \\ \text{L-10} \\ \text{L-11} \\ \text{L-12} \\ \text{L-11} \\ \text{M-2} \\ \text{M-3} \\ \text{M-4} \\ \end{array} $	115 113 52 53 109 48 44 104 41 41 4 3 102 43 103 5 65 64 97 98 99 6 66 8 100 42 101 9 7 40 36 96 99	$\begin{array}{c} Y_2 \\ GND \\ A_4 \\ V_{CC} \\ Y_5 \\ Y_6 \\ T_3 \\ T_2 \\ T_9 \\ M_{2, 1} \\ M_{0, 1} \\ T_6 \\ T_5 \\ T_4 \\ \hline \\ GND \\ M_{1, 2} \\ M_{2, 2} \\ GND \\ T_{10} \\ T_7 \\ T_8 \\ M_{1, 3} \\ M_{0, 3} \\ M_{3, 2} \\ T_{11} \\ S_0 \\ CP \\ M_{2, 3} \\ \end{array}$	$ \begin{array}{c} \text{C-5} \\ \text{C-6} \\ \text{C-7} \\ \text{C-8} \\ \text{C-9} \\ \text{C-11} \\ \text{C-12} \\ \text{C-13} \\ \text{D-1} \\ \text{D-12} \\ \text{D-3} \\ \text{D-11} \\ \text{D-12} \\ \text{D-3} \\ \text{D-11} \\ \text{D-12} \\ \text{D-3} \\ \text{D-11} \\ \text{D-12} \\ \text{C-13} \\ \text{E-11} \\ \text{E-2} \\ \text{E-3} \\ \text{E-11} \\ \text{E-12} \\ \text{E-3} \\ \text{E-13} \\ \text{E-11} \\ \text{E-13} \\ \text{E-13} \\ \text{E-13} \\ \text{E-13} \\ \text{E-14} \\ \text{E-14} \\ \text{E-15} \\ \text{E-15} \\ \text{E-15} \\ \text{E-16} $	1 120 59 58 56 114 51 50 49 47 106 46 61 60 119 117 116 55 112 111 110 108 107 45 2 62 118 57	$\begin{array}{c} M_{0,\ 0} \\ D_{0} \\ V_{CC} \\ A_{1} \\ GND \\ A_{3} \\ D_{5} \\ GND \\ D_{6} \\ V_{CC} \\ A_{7} \\ M_{1,\ 0} \\ A_{0} \\ Y_{0} \\ Y_{1} \\ A_{2} \\ D_{3} \\ D_{4} \\ Y_{4} \\ A_{5} \\ A_{6} \\ D_{7} \\ T_{1} \\ T_{0} \\ M_{2,\ 0} \\ D_{1} \\ D_{2} \\ \end{array}$	A-1 A-2 A-3 A-4 A-5 A-6 A-7 A-10 A-11 B-1 B-2 B-3 B-4 B-5 B-6 B-7 B-8 B-9 B-10 B-11 B-12 B-11 B-12 B-10 B-11 B-12 C-1 C-2 C-4

IN NAME	PIN NO.	PAD NO.	PIN NAME	PIN NO.	PAD NO.	PIN NAME	PIN NO.	PAD NO.	PIN NAME	PIN NO.	PAC NO.
-	-	37	D <sub>8</sub>	M-11	89	INTEN	L-2	74	т <sub>6</sub>	D-11	102
-	) -	39	D9	M-10	87	INTR	L-1	14	T7	F-12	42
-	-	97	D10	L-9	85	Mo, o	A-1	1	Т8	F-13	101
-		99	D11	N-7	24	Mo, 1	D-3	3	T9 T	C-13	41
-FULL Ag	J-3 B-2	70 60	D <sub>12</sub>	M-6 L-5	81 79	M <sub>0, 2</sub>	E-2 G-2	65 67	T <sub>10</sub>	F-11 G-11	100
M0 A1	A-4	58	D <sub>13</sub> D <sub>14</sub>	L-5 L-4	18	Mo, 3 M1, 0	B-1	61	T <sub>11</sub> GND	J-1	40   1
A <sub>2</sub>	B-5	116	D14 D15	N-1	16	M1, 0 M1, 1	D-2	63	GND	N-5	20
A3	A-6	114	GND	E-12	97	M1, 1 M1, 2	F-1	6	GND	A-9	50
A4	C-7	52	GND	E-13	98	M1, 3	G-1	9	GND	N-9	26
A5	B-9	110	GND	E-11	99	M <sub>2,0</sub>	C-1	2	GND	A-5	56
A6	B-10	108	GND	F-3	8	M <sub>2, 1</sub>	D-1	4	Vcc	N-3	1
A7	A-12	106	GND	L-6	23	M <sub>2, 2</sub>	F-2	66	Vcc	N-11	29
A8	M-12	30	GND	C-6	113	M <sub>2,3</sub>	H-1	69	Vcc	A-3	- 59
Ag	N-10	28	Vcc	J-13	38	M3, 0	C-2	62	Vcc	A-11	47
A10	M-9	86	Vcc	H-3	68	M3, 1	E-3	64	Yo	B-3	119
A <sub>11</sub>	N-8	84	Vcc	C-B	53	M <sub>3, 2</sub>	G-3	7	Y1	B-4	117
A <sub>12</sub>	L-7	22	Vcc	L-8	83	M3, 3	H-2	10	Y <sub>2</sub>	C-5	115
A <sub>13</sub>	M-5	80	Vcc	J-12	37	OED	K-2	72	Y <sub>3</sub>	A-7	54
A <sub>14</sub>	M-4	78 76	V <sub>CC</sub> EQUAL	J-11 J-2	39 71	RST	K-1 G-12	13 36	Y <sub>4</sub>	B-8 C-9	111
<u>A</u> 15	N-2 E-1	5	ERROR	K-3	12	S <sub>0</sub>	H-12	95	Y <sub>5</sub>	C-10	46
in CP	G-13	96	FC	N-13	31	S <sub>1</sub> S <sub>2</sub>	L-13	35	Y <sub>6</sub> Y <sub>7</sub>	A-13	46
D <sub>0</sub>	A-2	120	HOLD	M-2	15	S <sub>3</sub>	H-13	94	Ya	N-12	90
D <sub>1</sub>	C-3	118	10	H-11	34	SLAVE	M-1	75	Y9	L-11	88
D <sub>2</sub>	C-4	57	11	K-13	93	То	B-13	105	Y <sub>10</sub>	L-10	2
D <sub>3</sub>	B-6	55	12	K-12	33	T <sub>1</sub>	B-12	45	Y11	M-8	25
D4	B-7	112	13	K-11	92	T <sub>2</sub>	C-12	104	Y12	M-7	82
D5	A-8	51	14	L-12	32	T <sub>3</sub>	C-11	44	Y <sub>13</sub>	N-6	21
D <sub>6</sub>	A-10	49	15	M-13	91	<u>T</u> 4	D-13	103	Y14	N-4	19
D7	B-11	107	INTA	L-3	73	Т5	D-12	43	Y <sub>15</sub>	M-3	77





supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

#### Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

# **PIN DESCRIPTION**

 $\begin{array}{l} \textbf{A_0-A_{15}} \quad \textbf{Alternate Data (Input)} \\ \textbf{Input to address multiplexer and counter.} \\ \textbf{A-FULL} \quad \textbf{Almost Full (Bidirectional; Three-State)} \\ \textbf{Indicates that } 28 \leqslant SP \leqslant 63 (meaning there are five or less empty locations left on stack). Also active during stack underflow. \\ \hline \textbf{C_{in}} \quad \textbf{Carry In (Input, Active LOW)} \\ \textbf{Carry-in to the incrementer.} \\ \hline \textbf{CP} \quad \textbf{Clock Pulse (Input)} \\ \textbf{Clocks sequencer at the LOW-to-HIGH transition.} \\ \hline \textbf{D_0-D_{15}} \quad \textbf{Data (Bidirectional, Three-State)} \\ \textbf{Input to address multiplexer, counter, stack, and comparator register. Output for stack and stack pointer. \\ \hline \textbf{EQUAL Equal (Bidirectional, Three-State)} \\ \hline \end{array}$ 

Indicates that the address comparator is enabled and has found a match.

#### ERROR Error (Output)

Indicates a master/slave error in the slave mode. Indicates a malfunctioning driver or contention of any output in the master mode.

FC Force Continue (Input) Overrides instruction with CONTINUE.

HOLD Hold (Input) Stops the sequencer and three-states the outputs. lo-ls Instruction (Input) Selects one of 64 instructions.

INTA Interrupt Acknowledge (Bidirectional; Three-State, Active LOW)

Indicates that an interrupt is accepted.

- INTEN Interrupt Enable (Input) Enables interrupts.
- INTR Interrupt Request (Input) Requests the sequencer to interrupt execution.
- Mo-3, 0-3 Multiway (Input) Four sets of multiway inputs providing 16-way branches. The first index refers to the set number.
- OED Output Enable D-Bus (Input) Enables the D-bus driver, provided that the sequencer is not in the hold or slave mode.
- RST Reset (Input; Active LOW) Resets the sequencer.
- Selects one of 16 test conditions.
- SLAVE Slave (Input) Makes the sequencer a slave.
- T<sub>0</sub>-T<sub>11</sub> Test (Input) Provides external test inputs.

Yo-Y15 Address (Bidirectional; Three-State) Output of microcode address. Input for interrupt address.

FUNCTIONAL DESCRIPTION

#### Architecture

The major blocks of the sequencer are the address multiplexer, the address register (AR), the stack (with the top of stack denoted TOS), the counter (C), the test multiplexer with logic, and the address comparison register (R) (Figure 1). The bidirectional D-bus provides branch addresses and iteration counts; it also allows access to the stack from the outside. The A-bus may be used for map addresses. There are four sets of four-bit multiway branch inputs (M). The bidirectional Ybus either outputs microprogram addresses or inputs interrupt addresses. The buses are all 16 bits wide. Figure 1 shows a detailed block diagram of the sequencer.

#### **Address Multiplexer**

The address multiplexer can select an address from any of five sources:

- 1) A branch address supplied by the D-bus
- 2) A branch address supplied by the A-bus

- 3) A multiway-branch address
- 4) A return or loop address from the top of stack
- 5) The next sequential address from the incrementer

#### **Multiway-Branch Address**

A multiway-branch address is formed by substituting the lower four bits of the address on the D-bus (D<sub>3</sub>, D<sub>2</sub>, D<sub>1</sub>, D<sub>0</sub>) with one of the four sets ( $M_{0X}$ ,  $M_{1X}$ ,  $M_{2X}$ , or  $M_{3X}$ ) of four-bit multiway-branch addresses. The multiway-branch set is selected by the number D<sub>1</sub>D<sub>0</sub>, while the bits D<sub>3</sub> and D<sub>2</sub> are "don't cares" (see Figure 2).

D <sub>1</sub>	Do	Multiway Set Selected
0	0	M <sub>OX</sub>
0	1	M <sub>1X</sub>
1	0	M <sub>2X</sub>
1	1	M <sub>3X</sub>





#### Address Register and Incrementer

The address register contains the current address. It is loaded from the interrupt multiplexer and feeds the incrementer. The incrementer is inhibited if  $\overline{C_{IN}}$  is taken HIGH.

#### Stack

ę

A 33-word-deep and 16 bit-wide stack provides first-in last-out storage for return addresses, loop addresses, and counter values. Items to be pushed come from the incrementer, the interrupt-return-address register, the counter, or the D-bus. Items popped go to the address multiplexer, the counter, or the D-bus.

The access to the stack via the D-bus may be used for context switching, stack extension, or diagnostics. As the stack is only accessible from the top, stack extension is done by temporarily storing the whole or some lower part of the stack outside the sequencer. The save and the later restore are done with pop and push operations, respectively, at balanced points in the microprogram; for example, points with the same stack depth. The internal D-bus driver must be turned on when popping an item to the D-bus; if the driver is off, the item will be unstacked instead. The driver is normally turned on when the Output Enable signal is asserted and the sequencer is not being reset (OE<sub>D</sub> = 1, RST = 1).

The stack pointer is a modulo 64 counter, which is incremented on each push and decremented on each pop. The stack pointer is reset to zero when the sequencer is reset, but the pointer may also be reset by instruction. Thus, the stack pointer indicates the number of items on the stack as long as stack overflow or underflow has not occurred. Overflow happens when an item is pushed onto a full stack, whereby the item at the bottom of the stack is overwritten. Underflow happens when an item is popped from an empty stack; in this case the item is undefined.

In the case of stack overflow, the SP is incremented for every push after overflow. Thus, immediately after the first occurence of stack overflow, the SP will be equal to 34. Subsequent pushes will increment the SP to 35, 36 ... 61, 62, 63, 0, 1, etc. In the case of stack underflow, the SP is decremented for every pop after underflow. Thus, immediately after the first occurrence of stack underflow, the SP will be equal to 63. Subsequent pops will decrement the SP to 62, 61, ... 2, 1, 0, 63, etc.

The contents of the stack pointer are present on the D-bus for all instructions except POP D, provided the driver is turned on. The output signal, A-FULL, is active under the following condition:  $28 \leq SP \leq 63$ .

#### Counter

The counter may be used as a loop counter. It may be loaded from the D-bus, the A-bus, or via a pop from the stack. Its contents may also be pushed onto the stack.

A normal for-loop is set up by a FOR instruction, which loads the counter from the D- or A-bus with the desired number of iterations; the instruction also pushes onto the stack a loop address that points to the next sequential instruction. The end of the loop is given by an unconditional END FOR instruction, which tests the counter value against the value one and then decrements the counter. If the values differ, the loop is repeated by selecting the address at the stack as the next address. If the values are equal, the loop is terminated by popping the stack, thereby removing the loop address, and selecting the address from the incrementer as the next address. The number of iterations is a 16-bit unsigned number, except that the number zero corresponds to 65,536 iterations. By pushing and popping counter values it is possible to handle nested loops.

## Address Comparison

The sequencer is able to compare the address from the interrupt multiplexer with the contents of the comparator register. The instruction SET loads the comparator register with the address on the D-bus and enables the comparison, while CLEAR disables it. The comparison is disabled at reset. A HIGH is present at the output EQUAL if the comparison is enabled and the two addresses are equal. The comparison is useful for detection of a break point or counting the number of times a microinstruction at a specific address is executed.

#### Instruction Set

The sequencer has 64 instructions that are divided into four classes of 16 instructions each. The instruction lines  $I_0 - I_5$  use  $I_5$  and  $I_4$  to select a class, and  $I_0 - I_3$  to select an instruction within a class. The classes are:

#### I5 I4 Classes

- 0 0 Conditional sequence control,
- 0 1 Conditional sequence control with inverted polarity,
- 1 0 Unconditional sequence control, and
- Special function with implicit continue.

Note that for the first three classes  $I_5$  forces the condition to be true and  $I_4$  inverts the condition. The basic instructions of the first three classes are shown in Table 1 and the instructions of the fourth class in Table 2.

Structured microprogramming is supported by sequencer instructions that singly or in pairs correspond to high-level language control constructs. Examples are FOR I: = D DOWN TO 1 DO... END FOR and CASE N OF... END CASE. The instructions have been given high-level language names where appropriate. Figure 2 shows how to microprogram important control constructs; the high-level language is on the left and the microcode on the right.

## **Test Conditions**

The condition for a conditional instruction is supplied by a test multiplexer, which selects one out of sixteen tests with the select lines  $S_0 - S_3$ . Twelve of these are supplied directly by the inputs  $T_0 - T_{11}$ , while the remaining four tests are generated by the test logic from the inputs  $T_8 - T_{11}$ . The following table shows the assignments.

(S <sub>0</sub> - S <sub>3</sub> )	H Test	Intended Use
0 – 7	T <sub>0</sub> – T <sub>7</sub>	General
8	T <sub>8</sub>	C (Carry)
9	Тө	N (Negative)
Α	T <sub>10</sub>	V (Overflow)
в	T <sub>11</sub>	Z (Zero or equal)
С	T <sub>8</sub> + T <sub>11</sub>	C + Z (Unsigned less
		than or equal, borrow mode)
D	T <sub>8</sub> + T <sub>11</sub>	C + Z (Unsigned less
		than or equal)
Е	T9⊕T10	N⊕V (Signed less than)
F	(T <sub>9</sub> ⊕ T <sub>10</sub> ) + T <sub>11</sub>	(N ⊕ V) + Z (Signed less
		than or equal)

# **Force Continue**

The sequencer has a force continue (FC) input, which overrides the instruction inputs  $I_0 - I_5$  with a CONTINUE instruction. This makes it possible to share the microinstruction field for the sequencer instruction with some other control or to initialize a writable control store.

#### Reset

In order to start a microprogram properly, the sequencer must be reset. The reset works like an instruction overriding both the instruction input and the force continue input. The reset selects the address 0 at the address multiplexer, forces the EQUAL output to LOW, and disregards a potential interrupt request. It synchronously disables the address comparison and initializes the stack pointer to 0. The contents of the stack are invalid after a reset.

1 <sub>5</sub> – 1 <sub>0</sub>	Instruction	Con Y	d.: Fail Stack	Co Y	nd.: Pass Stack	Counter	Comp.	D-Mux
00, 10, 20	Goto D	INC	_	D	_			SP
01, 11, 21	Call D	INC	-	D	Push INC	-		SP
02, 12, 22	Exit D	INC	_		Pop	-	_	SP
03, 13, 23	End for D, C ≠ 1	INC	_		-	C←C-1	_	SP
	End for D, $C = 1$	INC	_	INC	1_	C+-C-1	_	SP
04, 14, 24	Goto A	INC	_	A	-	-	_	SP
05, 15, 25	Call A	INC	-	A	Push INC	-	_	SP
06, 16, 26	Exit A	INC	-	A	Pop	_	-	SP
07, 17, 27	End for A, C ≠ 1	INC	-	A	_	C←C-1	_	SP
	End for A, $C \approx 1$	INC	-	INC	-	C←C-1	_	SP
08, 18, 28	Goto M	INC	-	D:M	-	_	-	SP
09, 19, 29	Call M	INC	-	D:M	Push INC	-	i _	SP
0A, 1A, 2A	Exit M	INC	-	D:M	Pop	-	-	SP
0B, 1B, 2B	End for M, C≠1	INC	-	D:M	-	C←C - 1	_	SP
	End for M, $C = 1$	INC	-	INC	-	C+C-1	-	SP
0C, 1C, 2C	End Loop	INC	Рор	TOS	-	-	_	SP
0D, 1D, 2D	Call Coroutine	INC	-	TOS	Pop &	-	-	SP
	1				Push INC	Í		
0E, 1E, 2E	Return	INC	-	TOS	Pop	-	_	SP
0F, 1F, 2F	End for, C≠1	INC	Рор	TOS	-	C+-C - 1	-	SP
	End for, C = 1	INC	Pop	INC	Pop	C←C-1	_	SP

Cond. = (Test [S] OR I<sub>5</sub>) XOR I<sub>4</sub> : = Concatination

C = Counter

INC = Output of Incrementer = AR + 1 (if  $\overline{C_{in}}$  = LOW)

Note: For unconditional instructions, the action marked under "Cond: Pass" is taken.

TABLE 2. INSTRUCTION SET for  $i_5i_4 = 11$ 

l5 - l0	Instruction	Y	Stack	Counter	Comp.	D-Mux
30	Continue	INC	-	-	-	SP
31	For D	INC	Push INC	C←D	-	SP
32	Decrement	INC	-	C+-C-1	-	SP
33	Loop	INC	Push INC	-	-	SP
34	Pop D	INC	Pop	-	-	TOS
35	Push D	INC	Push D	-	-	SP
36	Reset SP	INC	SP←0	-	-	SP
37	For A	INC	Push INC	C←A	-	SP
38	Pop C	INC	Рор	C←TOS	_	SP
39	Push C	INC	Push C	-	-	SP
ЗA	Swap	INC	TOS←C	C←TOS	-	SP
3B	Push C Load D	INC	Push C	C←D	-	SP
3C	Load D	INC	-	C←D	-	SP
3D	Load A	INC	-	C←A	-	SP
3E	Set	INC	-	-	R←D, Enable	SP
3F	Clear	INC	~	-	Disable	SP

R = Comp. Register

#### Interrupts

The sequencer may be interrupted at the completion of the current microcycle by asserting the interrupt request input INTR. The return address of the interrupted routine is saved on the stack so that nested interrupts can be easily implemented. An interrupt is accepted interrupts are enabled and the sequencer is not being reset or held (INTEN = HIGH, RST = HIGH, and HOLD = LOW). The interrupt-acknowledge output (INTA) goes LOW when an interrupt is accepted.

When there is no interrupt, addresses go from the address multiplexer to the Y-bus via the driver, and to the address register and the comparator via the interrupt multiplexer. When there is an interrupt, the driver of the sequencer is turned off, an external driver is turned on, and the interrupt multiplexer is switched. The interrupt address is supplied via the external driver to the Y-bus, the address register, and the comparator (Figure 4). In order to save the address from the address multiplexer, the address is stored in the interrupt return address register, which for simplicity is clocked every cycle. The next microinstruction is the first microinstruction of the interrupt routine (Figure 5).

In this cycle the address in the interrupt return address register is automatically pushed onto the stack. Therefore the microinstruction in this cycle must not use the stack; if a stack operation is programmed, the result is undefined. The instructions that do not use the stack are GOTO D, GOTO A, GOTO M, CONTINUE, DECREMENT, LOAD D, LOAD A, SET and CLEAR. A RETURN instruction terminates the interrupt routine and the interrupted routine is resumed. Interrupts only work with a single-level control path.

#### Traps

A trap is an unexpected situation linked to current microinstruction that must be handled before the microinstruction completes and changes the state of the system. An example of such a situation is an attempt to read a word from memory across a word boundary in a single cycle. When a trap occurs, the current microinstruction must be aborted and re-executed after the execution of a trap routine, which in the meantime will take corrective measures. An interrupt, on the other hand, is not linked directly to the current microinstruction that can complete safely before an interrupt routine is executed.

Execution of a trap requires that the sequencer ignore the current microinstruction, select the trap return address at the address multiplexer, and initiate an interrupt. This will save the trap return address on the stack and issue the trap address from an external source (Figure 6). The address register

contains the address of the microinstruction in the pipeline register, thus the address register already contains the trap return address when a trap occurs. This address can be selected by the address multiplexer by disabling the incrementer ( $\overline{C_{IN}} = 1$ ), and using the force continue mode (FC = 1). In this mode the sequencer ignores the current microinstruction. The remaining part of the trap handling is done by the interrupt (Figure 7), thus the section on interrupts also applies to traps. There is one exception, however. The interrupt enable cannot be used as a trap enable as it does not control the force continue mode and the carry-in to the incrementer.

## Hold Mode

The sequencer has a hold mode in which the operation is suspended.

The outputs (Y, INTA, A-FULL & EQUAL) are disabled and the sequencer enters the hold mode immediately after the HOLD signal goes active. While the sequencer is in this mode, the internal state is left unchanged and the D-bus is disabled. The outputs (Y, INTA, A-FULL & EQUAL) are enabled again and the sequencer leaves the hold mode after the cycle immediately after the HOLD signal goes inactive.

In a time-multiplexed multi-microprocess system there may be one sequencer for all processes with microprogrammed context save and restore, or there may be one sequencer per microprocess permitting fast process switch. In the latter case the Y-buses of the sequencers are tied together and connected to a single microprogram store. A control unit decides on a cycle-by-cycle basis what sequencer should be running, and activates the HOLD signal to the remaining sequencers. The hold mode has higher priority than interrupts, and works independently of the reset. The hold mode can only be used with a single-level control path.

## Master/Slave Configuration

In some systems reliability is very important. The master/slave configuration that consists of two sequencers operated in parallel is able to detect faults in both the interconnect and the internal function of the sequencers. One sequencer is the master and operates normally. The other is the slave, i.e., all outputs except the signal ERROR are turned into inputs and connected to the outputs of the master. Since the slave is operated in parallel with the master, it can compare its result with the result of the master and signal an error if they differ. The error signal from the master indicates a malfunctioning driver or contention. Because a TTL output goes HIGH when power is missing, the ERROR signal also indicates power failure.

example of high-leve	I language constructs using Am29C3		in Figure 3 (3-1, 3-2, 3-3, and 3-4)
REPEAT	LOOP	FOR CNT: = 10 [	DOWN TO 1 DO FOR D 10
UNTIL CC	END LOOP NOT CC	END FOR	END FOR
WHILE CC DO	LOOP IF NOT CC THEN EXIT L _ END LOOP L:		op with Known Number of ations
LOOP IF CC THEN EXIT END LOOP	LOOP IF CC THEN EXIT L END LOOP L:		
CASE I OF Gi 0: - A: A 2: - A 3: - A END CASE B: Figure 3-3. Case (with Mo, p. GOTO	-, RETURN (TO B) + 2: - -, RETURN (TO B) + 4: - -, RETURN (TO B) + 6: - -, RETURN Statement D = A <sub>15</sub> A <sub>4</sub> XX00 and - <sub>3</sub> = A <sub>31</sub> 1 <sub>0</sub> 0 during the M instruction. A <sub>1</sub> A <sub>0</sub> must , and X signifies a don't	- ELSE - END IF ELSE IF Z THEN - ELSE - END IF END IF	IF NOT Y THEN GOTO B -, RETURN (TO C) B: -, RETURN (TO C) A:



# Instruction Set Definition

Legend: • = Other instruction

③ = Instruction being described

 $CC = (Test [S_3 - S_0])$ 

P = Test pass F = Test fail

୍ = Register in part

Opcode			
(l <sub>5</sub> - l <sub>0</sub> )	Mnemonics	Description	Execution Example
20 <sub>H</sub>	BRA_D	GOTO D Unconditional branch to the address specified by the D inputs. The D port must be disabled to avoid bus contention.	50
24 <sub>H</sub>	BRA_A	GOTO A Unconditional branch to the address specified by the A inputs.	51
28 <sub>H</sub>	BRA_M	GOTO Multiway $(D_{15} - D_4 M_{X3} - M_{X0})$ Unconditional branch to the address specified by the M inputs concatenated with the D input. The lower four bits on the D bus $(D_3 - D_0)$ are replaced by one of the four sets of the four-bit multiway branch addresses. The multiway branch set is selected by bits $D_1$ and $D_0$ while bits $D_3$ and $D_2$ are "don't cares."	52 <b>9</b> 0 91 92
2C <sub>H</sub>	BRA_S	GOTO TOS Unconditional branch to the add/ess on the top of the stack.	PF001730
00 <sub>H</sub>	BRCC_D	IF CC THEN GOTO D ELSE CONTINUE If CC is HIGH (pass), branch to the address specified by D. If CC is LOW (fail), continue. The D port must be disabled to avoid bus contention.	50
04 <sub>H</sub>	BRCC_A	IF CC THEN GOTO A ELSE CONTINUE If CC is HIGH (pass), branch to the address specified by A, if CC is LOW (fail), continue.	51 <b>5</b> 2 <b>()</b> F
08 <sub>H</sub>	BRCC_M	IF CC THEN GOTO Multiway $(D_{15} - D_4 M_{23} - M_{X0})$ ELSE CONTINUE If CC is HIGH (pass), branch to the address specified by D inputs concatenated with the M inputs. If CC is LOW (fail) continue. The lower four bits on the D bus $(D_3 - D_0)$ are replaced by one of the four sets of the 4-bit multiway branch addresses. The multiway branch set is selected by bits $D_1$ and $D_0$ while bits $D_3$ and $D_2$ are "don't cares."	53 ( 90 90 90 91 91 92
0C <sub>H</sub>	BRCC_S	IF CC THEN GOTO TOS ELSE POP STACK CONTINUE If CC is HIGH (pass), branch to the address on the top of the stack. If CC is LOW (fail), pop the stack and continue.	PF001740

10 <sub>Н</sub> 14 <sub>Н</sub> 18 <sub>Н</sub>	BRNC_A BRNC_M BRNC_S	IF NOT CC THEN GOTO D ELSE CONTINUE If CC is LOW (pass), branch to the address specified by D. If CC is HIGH (fail), continue. The D Port must be disabled to avoid Bus contention. IF NOT CC THEN GOTO A ELSE CONTINUE If CC is LOW (pass), branch to the address specified by A. If CC is HIGH (fail), continue. IF NOT CC THEN GOTO Multiway (D <sub>15</sub> - D <sub>4</sub> M <sub>23</sub> - M <sub>20</sub> ) ELSE CONTINUE If CC is LOW (pass), branch to the address specified by D inputs concatenated with the M inputs. If CC is HIGH (fail), continue. The lower four bits on the D bus (D <sub>3</sub> - D <sub>0</sub> ) are replaced by one of the four sets of the 4-bit multiway branch addresses. The multiway branch set is selected by bits D <sub>1</sub> and D <sub>0</sub> while bits D <sub>3</sub> and D <sub>2</sub> are "don't cares."	50 51 52 52 53 52 50 51 52 51 52 51 52 51 52 51 52 51 52 51 52 51 52 51 52 51 52 51 52 51 52 51 52 51 52 51 52 51 52 51 51 51 51 51 51 51 51 51 51 51 51 51
18 <sub>H</sub>	BRNC_M	ELSE CONTINUE If CC is LOW (pass), branch to the address specified by A. If CC is HIGH (fail), continue. IF NOT CC THEN GOTO Multiway (D <sub>15</sub> - D <sub>4</sub> M <sub>33</sub> - M <sub>30</sub> ) ELSE CONTINUE If CC is LOW (pass), branch to the address specified by D inputs concatenated with the M inputs. If CC is HIGH (fail), continue. The lower four bits on the D bus (D <sub>3</sub> - D <sub>0</sub> ) are replaced by one of the four sets of the 4-bit multiway branch addresses. The multiway branch set is selected by bits D <sub>1</sub> and D <sub>0</sub> while bits D <sub>3</sub> and D <sub>2</sub> are "don't cares." IF NOT CC THEN GOTO TOS ELSE POP STACK CONTINUE	51 52 • F 53 • F 53 • 90 91 92
		$(D_{15} - D_4 M_{X3} - M_{X0})$ ELSE CONTINUE If CC is LOW (pass), branch to the address specified by D inputs concatenated with the M inputs. If CC is HIGH (fail), continue. The lower four bits on the D bus $(D_3 - D_0)$ are replaced by one of the four sets of the 4-bit multiway branch addresses. The multiway branch set is selected by bits D <sub>1</sub> and D <sub>0</sub> while bits D <sub>3</sub> and D <sub>2</sub> are "don't cares." IF NOT CC THEN GOTO TOS ELSE POP STACK CONTINUE	53 P 90 P 91 61 62
1C <sub>H</sub>	BRNC_S	ELSE POP STACK CONTINUE	PF001750
		If CC is LOW (pass), branch to the address on the top of the stack. If CC is HIGH (fail), pop the stack and continue.	
21 <sub>H</sub>	CALL_D	CALL D Unconditional branch to the subroutine specified by the D inputs. Push the return address (address Reg. + 1) on the stack. The D port must be disabled to avoid bus contention.	ļ
25 <sub>H</sub>	CALL_A	CALL A Unconditional branch to the subroutine specified by the A inputs. Push the return address (Address Reg. + 1) on the stack.	50 STACK 51 C + 1
29 <sub>H</sub>	CALL_M	CALL Multiway $(D_{15} - D_4 M_{X3} - M_{X0})$ Unconditional branch to the subroutine specified by the D inputs concatenated with the multiway inputs. Push the return address (Address Reg. + 1) on the stack. The lower four bits on the D bus $(D_3 - D_0)$ are replaced by one of the four sets of the 4-bit multiway branch addresses. The multiway branch set is selected by bits D <sub>1</sub> and D <sub>0</sub> while bits D <sub>3</sub> and D <sub>2</sub> are "don't cares."	52 0 90 53 91 54 92
2D <sub>H</sub>	CALL_S	CALL TOS Unconditional branch to the subroutine specified by the address on the top of the stack. The stack is popped and the return address (Address Reg. + 1) is then pushed onto the stack.	PF001760
Note: Opcode numbers	are in hexadecimal n	otation.	

Opcode (1 <sub>5</sub> - 1 <sub>0</sub> )	Mnemonics	Description	Execution Example
01 <sub>H</sub>	۵_222	IF CC, THEN CALL D ELSE CONTINUE If CC is HIGH (pass), call the subroutine specified by the D inputs. Push the return address (Address Reg. + 1) on the stack. If CC is LOW (fail), continue. The D port must be disabled to avoid bus contention.	
05 <sub>H</sub>	CCC_A	IF CC, THEN CALL A ELSE CONTINUE If CC is HIGH (pass), call the subroutine specified by the A inputs. Push the return address (Address Reg. + 1) on the stack. If CC is LOW (fail), continue.	50 51 <b>5</b> 7ACK
09н	CCC_M	IF CC, THEN CALL Multiway $(D_{15} - D_4, M_{X2} - M_{X0})$ ELSE CONTINUE If CC is HIGH (pass), call the subroutine specified by the D inputs concatenated with the M inputs. Push the return address (Address Reg. + 1) on the stack. The lower four bits on the D bus $(D_3 - D_0)$ are replaced by one of the four sets of the 4-bit multiway branch addresses. The multiway branch set is selected by bits $D_1$ and $D_0$ while bits $D_3$ and $D_2$ are "don't cares."	$52 \oplus F \longrightarrow FC + 1$ $53 \oplus P \longrightarrow 90$ $54 \longrightarrow 91$ $55 \longrightarrow 92$ $56 \longrightarrow 92$
0D <sub>H</sub>	ccc_s	IF CC, THEN CALL TOS ELSE CONTINUE If CC is HIGH (pass), call the subroutine specified by the address on the top of the stack. The stack is popped and the return address (Address Reg. + 1) is pushed onto the stack. If CC is LOW (fail), continue.	PF001770
11 <sub>H</sub>	CNC_D	IF NOT CC, THEN CALL D ELSE CONTINUE If CC is LOW (pass), call the subroutine specified by the D inputs. Push the return address (Address Reg. + 1) on the stack. If CC is HIGH (fail), continue. The D port must be disabled to avoid bus contention.	1
15 <sub>H</sub>	CNC_A	IF NOT CC. THEN CALL A ELSE CONTINUE If CC is LOW (pass), call the subroutine specified by the A inputs. Push the return address (Address Reg. + 1) on the stack. If CC is HIGH (fail), continue.	50 <b>•</b> 51 <b>•</b> 51 <b>•</b>
19 <sub>H</sub>	CNC_M	IF NOT CC, THEN CALL Multiway $(D_{15} - D_4 M_{X3} - M_{X0})$ ELSE CONTINUE If CC is LOW (pass), call the subroutine specified by the D inputs concatenated with the M inputs. Push the return address (Address Reg. + 1) on the stack. The lower four bits on the D bus $(D_3 - D_0)$ are replaced by one of the four sets of the 4-bit multiway branch addresses. The multiway branch set is selected by bits D <sub>1</sub> and D <sub>0</sub> while bits D <sub>3</sub> and D <sub>2</sub> are "don't cares."	$52 \oplus F \qquad 90$ $54 \qquad 91$ $55 \qquad 92$
1D <sub>H</sub>	CNC_S	IF NOT CC, THEN CALL TOS ELSE CONTINUE If CC is LOW (pass), call the subroutine specified by the address on the top of the stack. The stack is popped and the return address (Address Reg. + 1) is pushed onto the stack.	PF001780

Note: Opcode numbers are in hexadecimal notation.

(15-10)	Mnemonics	Description	Execution Example
22 <sub>H</sub>	EXIT_D	EXIT TO D Unconditional branch to the address specified by the D inputs and pop the stack. The D port must be disabled to avoid bus contention.	
26 <sub>H</sub>	EXITA	EXIT TO A Unconditional branch to the address specified by the A inputs and pop the stack.	50
2Аң	EXIT_M	EXIT TO Multiway $(D_{15} - D_4 M_{X3} - M_{X0})$ Unconditional branch to the address specified by the D inputs concatenated with the M inputs and pop the stack. The lower four bits on the D bus $(D_3 - D_0)$ are replaced by one of the four sets of the 4-bit multiway branch addresses. The multiway branch set is selected by bits $D_1$ and $D_0$ while $D_3$ and $D_2$ are "don't cares."	51 90 91 STACK 92
2E <sub>H</sub>	EXIT_S	EXIT TO TOS Unconditional branch to the address on the top of the stack and pop the stack. Also used for unconditional returns.	PF001790
02 <sub>H</sub>	XTCC_D	IF CC, THEN EXIT TO D ELSE CONTINUE If CC is HIGH (pass), exit to the address specified by the D inputs and pop the stack. If CC is LOW (fail), continue with no pop. The D port must be disabled to avoid bus contention.	STACK PC + 1 50 P
06 <sub>H</sub>	XTCC_A	IF CC, THEN EXIT TO A ELSE CONTINUE If CC is HIGH (pass), exit to the address specified by the A inputs and pop the stack. If CC is LOW (fail), continue with no pop.	STACK
ОАң	XTCC_M	IF CC, THEN EXIT TO Multiway (D <sub>15</sub> - D <sub>4</sub> M <sub>33</sub> - M <sub>X0</sub> ) ELSE CONTINUE If CC is HIGH (pass), exit to the address specified by the D inputs concatenated with the M inputs and pop the stack. The lower four bits on the D bus (D <sub>3</sub> - D <sub>0</sub> ) are replaced by one of the four sets of the 4-bit multiway branch addresses. The multiway branch set is selected by bits D <sub>1</sub> and D <sub>0</sub> while bits D <sub>3</sub> and D <sub>2</sub> are "don't cares."	53 <b>5</b> 4 55 <b>6</b> 56 <b>6</b>
0EH	xTCC_S	IF CC, THEN EXIT TO TOS ELSE CONTINUE If CC is HIGH (pass), exit to the address on the top of the stack and pop the stack. If CC is LOW (fail), continue with no pop. Also used for conditional returns.	PF001800

Note: Opcode numbers are in hexadecimal notation.

Opcode (1 <sub>5</sub> - 1 <sub>0</sub> )	Mnemonics	Description	Execution Example
12 <sub>H</sub>	XTNC_D	IF NOT CC. THEN EXIT TO D ELSE CONTINUE If CC is LOW (pass), exit to the address specified by the D inputs and pop the stack. If CC is HIGH (fail), continue with no pop. The D port must be disabled to avoid bus contention.	STACK PC + 1 51
16 <sub>H</sub>	XTNC_A	IF NOT CC, THEN EXIT TO A ELSE CONTINUE If CC is LOW (pass), exit to the address specified by the A inputs and pop the stack. If CC is HIGH (fail), continue with no pop.	STACK
1A <sub>H</sub>	XTNC_M	IF NOT CC, THEN EXIT TO Multiway $(D_{15} - D_4 M_{X3} - M_{X0})$ ELSE CONTINUE If CC is LOW (pass), exit to the address specified by the D inputs concatenated with the M inputs and pop the stack. The lower four bits on the D bus $(D_3 - D_0)$ are replaced by one of the four sets of the 4-bit multiply branch addresses. The multiway branch set is selected by bits D <sub>1</sub> and D <sub>0</sub> while bits D <sub>3</sub> and D <sub>2</sub> are "don't cares."	
1Eµ	XTNC_S	IF NOT CC, THEN EXIT TO TOS ELSE CONTINUE If CC is LOW (pass), exit to the address on the top of the stack and pop the stack. If CC is HIGH (fail), continue with no pop. Also used for conditional returns.	PF001810
23 <sub>H</sub>	DJMP_D	IF CNT $\neq$ 1 THEN CNT: = CNT - 1 GOTO D ELSE CNT: = CNT - 1 CONTINUE If the counter is not equal to one, decrement the counter and branch to the address specified by the D inputs. If the counter is equal to one, then decrement the counter and continue. The D port must be disabled to avoid bus contention.	50
27 <sub>H</sub>	DJMP_A	IF CNT $\neq$ 1 THEN CNT: = CNT - 1 GOTO A ELSE CNT: = CNT - 1 CONTINUE If the counter is not equal to one, decrement the counter and branch to the address specified by the A inputs. If the counter is equal to one, then decrement the counter and continue	51 COUNTER $\neq 1$ COUNTER 53 COUNTER $\neq 1$ COUNTER 54 COUNTER $= 1$
28 <sub>H</sub>	DJMP_M	IF CNT $\neq$ 1 THEN CNT: = CNT - 1 GOTO Multiway (D <sub>15</sub> - D <sub>4</sub> M <sub>X3</sub> - M <sub>X0</sub> ) ELSE CNT: = CNT - 1 CONTINUE If the counter is not equal to one, decrement the counter and branch to the address specified by the D inputs concatenated with the M inputs. The lower four bits on the D bus (D <sub>3</sub> - D <sub>0</sub> ) are replaced by one of the four sets of the 4-bit multiway branch addresses. The multiway branch set is selected by bits D <sub>1</sub> and D <sub>0</sub> while bits D <sub>3</sub> and D <sub>2</sub> are "don't cares."	PF001820
2F <sub>H</sub>	DJMP_S	IF CNT $\neq$ 1 THEN CNT: = CNT - 1 GOTO TOS ELSE CNT: = CNT - 1 POP STACK CONTINUE If the counter is not equal to one, decrement the counter and branch to the address on the top of the stack. If the counter is equal to one, then decrement the counter, pop the stack and continue.	

Opcode (15 - 10)	Mnemonics	Description	Execution Example
03 <sub>H</sub>	DJCC_D	IF CC AND CNT $\neq$ 1 THEN CNT: = CNT - 1 GOTO D ELSE CNT: = CNT - 1 CONTINUE If CC is HIGH (pass) and the counter is not equal to one, decrement the counter and branch to the address specified by the D inputs. If CC is LOW (fail) or the counter is equal to one, then decrement the counter and continue. The D port must be disabled to avoid bus contention.	50
07 <sub>H</sub>	DJCC_A	IF CC AND CNT $\neq$ 1 THEN CNT: = CNT - 1 GOTO A ELSE CNT: = CNT - 1 CONTINUE If CC is HIGH (pass) and the counter is not equal to one, decrement the counter and branch to the address specified by the A inputs. If CC is LOW (fail) or the counter is equal to one, then decrement the counter and continue.	52 P AND 53 COUNTER # 1 54 F OR 54 COUNTER = 1
OBH	DJCC_M	IF CC AND CNT $\neq$ 1 THEN CNT: = CNT - 1 GOTO Multiway (D <sub>15</sub> - D <sub>4</sub> M <sub>X3</sub> - M <sub>X0</sub> ) ELSE CNT: = CNT - 1 CONTINUE If CC is HIGH (pass) and the counter is not equal to one, decrement the counter and branch to the address specified by the D inputs concatenated with the M inputs. The lower four bils on the D bus (D <sub>3</sub> - D <sub>0</sub> ) are replaced by one of the four sets of the 4-bit multiway branch addresses. The multiway branch set is selected by bits D <sub>1</sub> and D <sub>0</sub> while bits D <sub>3</sub> and D <sub>2</sub> are "don't cares."	PF001830
0F <sub>H</sub>	DJCC_S	IF CC AND CNT $\neq$ 1 THEN CNT: = CNT - 1 GOTO TOS ELSE CNT: = CNT - 1 POP STACK CONTINUE If CC is HIGH (pass) and the counter is not equal to one, decrement the counter and branch to the address on the top of the stack. If CC is LOW (fail) or the counter is equal to one, then decrement the counter, pop the stack and continue.	
Nata: Orașida -	mboro oro in boundarie-1		
Note: Upcode hu	imbers are in hexadecimal r	iotation.	

13 <sub>H</sub>	Mnemonics	Description	Execution Example
	<u>д</u> "ЭЭИГД	IF NOT CC AND $CNT \neq 1$ THEN CNT: = CNT - 1 GOTO D ELSE $CNT. = CNT - 1$ CONTINUE If CC is LOW (pass) and the counter is not equal to one, decrement the counter and branch to the address specified by the D inputs. If CC is HIGH (fail) or the counter is equal to one, then decrement the counter and continue. The D port must be disabled to avoid bus contention.	50
17 <sub>H</sub>	DJNCCA	IF NOT CC AND CNT $\neq$ 1 THEN CNT: $=$ CNT - 1 GOTO A ELSE CNT: $=$ CNT - 1 CONTINUE If CC is LOW (pass) and the counter is not equal to one, decrement the counter and branch to the address specified by the A inputs. The content of the interrupt return address register and the address register is replaced by the A address in this case. If CC is HIGH (fail) or the counter is equal to one, the current address is incremented, appears on the bus for continue, and is stored into the above two registers.	52 53 54 COUNTER = 1 55 FOR COUNTER = 1 56
18 <sub>H</sub>	M_CONLO	IF NOT CC AND CNT $\neq$ 1 THEN CNT: = CNT - 1 GOTO Multiway (D <sub>15</sub> - D <sub>4</sub> M <sub>3</sub> - M <sub>0</sub> ) ELSE CONTINUE If CC is LOW (pass) and the counter is not equal to one, decrement the counter and branch to the address specified by the D inputs concatenated with the M inputs. The lower four bits on the D bus (D <sub>3</sub> - D <sub>0</sub> ) are replaced by one of the four sets of the 4-bit multiway branch addresses. The multiway branch set is selected by bits D <sub>1</sub> and D <sub>0</sub> while bits D <sub>3</sub> and D <sub>2</sub> are "don't cares."	PF001840
1F <sub>H</sub>	DJNCC_S	IF NOT CC AND CNT $\neq$ 1 THEN CNT: = CNT - 1 GOTO TOS ELSE CNT: = CNT - 1 POP STACK CONTINUE If CC is LOW (pass) and the counter is not equal to one, decrement the counter and branch to the address on the top of the stack. If CC is HGH (fail) or the counter is equal to one, then decrement the counter, pop the stack and continue.	
2E <sub>H</sub>	RET	RETURN Unconditional return from subroutine. The return address is popped from the stack.	STACK
0EH	RETCC	IF CC THEN RETURN ELSE CONTINUE If CC is HIGH (pass), return from subroutine. The return address is popped from the stack. If CC is LOW (fail), continue.	50 <b>5</b> 1 <b>9</b> 0 51 <b>9</b> 1
	RETNC	IF NOT CC THEN RETURN ELSE CONTINUE	52

Mnemonics	Description	Execution Example
FOR_D	INITIALIZE LOOP Push the Address Reg. + 1 on the stack, load the counter from the D inputs and continue. Use with DJUMP_S for FOR NEXT loops. The D port must be disabled to avoid bus contention.	50 • O PC + 1
FOR_A	INITIALIZE LOOP Push the Address Reg. + 1 on the stack, load the counter from the A inputs and continue. Use with DJUMP_S for FOR NEXT loops.	
LOOP	INITIALIZE LOOP Push the Address Reg. + 1 on the stack and continue. Use with BRCC_S for REPEATUNTIL loops, or with XTCC_D and BRA_S for WHILEEND WHILE loops.	50 STACK 50 PC + 1 51 S
		PF001860
POP_D	Pop the stack and output the value on the D outputs and continue. The D port must be enabled.	
POP_C	Pop the stack and store the value in the counter and continue.	STACK
PUSH_D	Push the D inputs on the stack and continue. The D port must be disabled to avoid bus contention.	50 <b>0</b> 51 <b>0</b>
PUSH_C	Push the counter on the stack and continue.	52
SWAP	Exchange the counter and the top of stack and continue.	52
		50 STACK
		51 <b>()</b> 52 <b>(</b> )
		STACK
		51
		52 COUNTER
		PF001870
	FOR_D FOR_A LOOP POP_D POP_C PUSH_D PUSH_C	FOR_D       INITIALIZE LOOP Push the Address Reg. + 1 on the stack, load the counter from the D inputs and continue. Use with DJUMP_S for FOR NEXT loops. The D port must be disabled to avoid bus contention.         FOR_A       INITIALIZE LOOP Push the Address Reg. + 1 on the stack, load the counter from the A inputs and continue. Use with DJUMP_S for FOR NEXT loops.         LOOP       INITIALIZE LOOP Push the Address Reg. + 1 on the stack and contunue. Use with BRCC_S for REPEAT UNTIL loops, or with XTCC_D and BRA_S for WHILE END WHILE loops.         POP_D       Pop the stack and output the value on the D outputs and continue. The D port must be enabled.         POP_C       Pop the stack and store the value in the counter and continue. The D port must be disabled to avoid bus contention.         PUSH_D       Push the D inputs on the stack and continue. The D port must be disabled to avoid bus contention.         PUSH_C       Push the counter on the stack and continue. The D port must be disabled to avoid bus contention.         PUSH_C       Push the counter on the stack and continue.





# ABSOLUTE MAXIMUM RATINGS

M RATINGS	OPERATING RANGES
65 to +150°C	Commercial (C) Devices

н	ign Output State	0.3	۷	to	+ VCC	+ 0.	3 V
DC	Input Voltage	~0.3	٧	to	+Vcc	+ 0.	зν
DC	Output Current, Into LOW	Outputs			· · · · · <b>· · ·</b> · ·	. 30	mΑ
DC	Input Current	<b> .</b> .	- 1(	0 n	nAto-	F 10	mΑ

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability. Commercial (C) Devices Temperature ( $T_A$ ).....0 to +70°C Supply Voltage ( $V_{CC}$ )....+4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

\*Military Product 100% tested at  $T_A = +25^{\circ}C$ , +125°C, and -55°C.

**DC CHARACTERISTICS** over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Conditions (Note 1)			Min.	Max.	Unit
VOH	Output HIGH Voltage	V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	Юн =	0.4 mA	24		Volts
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min. VIN = V <sub>IH</sub> or V <sub>IL</sub>		8 mA for Y-BUS 4 mA for All Other Pins		0.5	Volts
v <sub>IH</sub>	Guaranteed Input Logical HIGH Voltage (Note 2)				2.0		Volts
VIL	Guaranteed Input Logical LOW Voltage (Note 2)					U.8	Volts
հլ	Input LOW Current	V <sub>CC</sub> = Max. V <sub>IN</sub> = 0.5 Volts				- 10	μA
կթ	Input HIGH Current	V <sub>CC</sub> = Max. V <sub>IN</sub> = V <sub>CC</sub> - 0.5 V				10	μA
<sup>í</sup> OZH	Off-State (HIGH Impedance) Output Current	V <sub>CC</sub> = Max. Vo = 2.4 Volts				10	μA
IOZL	Off-State (HIGH Impedance) Output Current	$V_{CC} = Max.$ $V_{O} = 0.5$ Volts				- 10	μA
		V <sub>CC</sub> = Max .	COM'L	29C331		40	
ICC	Static Power Supply Current (Note 3)	VIN = VCC or GND.		29C331-1/-2		50	mA
	1.10.0 07	l <sub>O</sub> = 0 μA	MIL	29C331 only		50	1
CPD	Power Dissipation Capacitance (Note 4)	$V_{CC} = 5.0 V$ $T_A = 25^{\circ}C$ No Load		·		FF Typical	

Notes: 1. V<sub>CC</sub> conditions shown as Min, or Max, refer to the commercial and military V<sub>CC</sub> limits

These input levels provide zero-noise immunity and should only be statically tested in a noise-free environment (not functionally tested).
 Worst-case I<sub>CC</sub> is measured at the lowest temperature in the specified operating range.

4 CPD determines the no-load dynamic current consumption

I<sub>CC</sub> (Total) = I<sub>CC</sub> (Static) + C<sub>PD</sub> V<sub>CC</sub> I, where f is the switching frequency of the majority of the internal nodes, normally one-hall of the clock frequency. This specification is not tested.

# SWITCHING CHARACTERISTICS over COMMERCIAL operating range

			29C331	29C331-1	29C331-2	
No.	From	То	Max. Delay	Max. Delay	Max. Delay	Unit
1	D <sub>15-0</sub>	Y15-0	22*	20*	18	ns
	D15-0	EQUAL	32	28	23	ns
	D15-0	ERROR	36	32	26	ns
2	A15-0	Y <sub>15-0</sub>	20	18	16	ns
	A15-0	EQUAL	31	27 29	22	ns
	A15-0	ERROR	33	29	24	ns
3	Mx3 - x0	Y15-0	19	. 18	16	ns
	Mx3 – x0	EQUAL	29 33	2 <del>6</del> 29	21 24	ns ns
	Mx3 - x0	ERROR	33	28	23	ns
	Y15-0 Y15-0	ERROR	26	23	19	ns
4	15-0	Y31-0	24	22	18	ns
5	15-0	D <sub>15-0</sub>	29	26	21	ns
	15-0	EQUAL	36	33	27	ns
	15-0	ERROR	40	35	28	ns
6	T11-0	Y15-0	24	22.	TO Sty	ns
	T <sub>11</sub> – 0	EQUAL	35, 35, 3 37	32		ns
	T11-0	ERROR	37	33 22	27 18	ns
	S <sub>3-0</sub>	Y15-0	24. 35	321.421	18 5	ns
	S <sub>3-0</sub>	EQUAL ERBOR	35		20	ns ns
7	S <sub>3 - 0</sub> CP			<b>33</b> 25	27	ns
8	CP	Y <sub>15</sub> -0 D <sub>15</sub> -0	2747	25/2 N	20/2	ns
9	CP	A-FULL	28 2772 27	24 · 1	2013	ns
Ũ	CP	EQUAL	36	32	26	ns
	CP	ERROR	50	45.	<b>38</b> ో	ns
10	RST	Y15-0	267Z 193	24/2	20/Z	ns
	AST	D <sub>15</sub> -0	3. <b>Z</b> 9.3.553	Zass	<b>4</b> 4 5 6 8 6	ns
11	RST	INTA	<b>22</b> .5.8,8	19 31		ns
	AST	EQUAL	35 🖓	31, ***	25 t	ns
	<b>FIST</b>	ERROR	99	34.854	28	ns ns
12	FC FC	Y <sub>15</sub> -0	24	<b>22</b> 25	1 <b>8</b> 20	ns
13	FC	D <sub>15 – 0</sub>   EQUAL	33	20	20	l ns
	FC	ERROR	33 ) 351 - 3		25	ns
	INTR	Y <sub>15</sub> -0	Z	2 4 2 3	25 Z	ns
14	INTR	INTA	Z 17 (Note 1)	16 (Nobte 1)		ns
	INTR	EQUAL	(Note T)	(Note 1)	(Noște 1)	ns
	INTR	ERROR	40	21*	18	ns
	INTEN	<u>Y15-</u> 0	1 1 1 1 1 1 1 1 1 1 1 1	. <b>ス</b> ⊪⊾್ಟ 15	Z	ns
15	INTEN	INTA	2.5		54 a. '	ns
	INTEN	EQUAL	(Note 1)	(Note 1)	(Note 1)	ns
	INTEN	ERROR	46. Z	21 2 Z	18 Z	ns ns
	HOLD	Y15-0	Z	Z	Z	ns
	HOLD	A-FULL	Z		ž,	l ns
	HOLD	EQUAL	34/Z	Z 31/Z	17/2 ->**	ns
	HOLD	ERROR	46	18	<b>b m</b>	ns
	OED	D15-0	Z	17	Z 115	ns
	OED	EAROR	19	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	17. 1	ns
	INTA	ERROR	19**	17	17 17	ns
	A-FULL	ERROR	21**	20****	17: ** 17: *	nS
	EQUAL	ERROR	19**	17**	17 Martine 18	ns I ns
16	<u>Č</u> n	Y15-0	24 36	21 33	20	ns
	<u>C</u>	EQUAL	36	33	20	ns
		Y <sub>15</sub> -0	Z	Z	Z	ns
	SLAVE	D <sub>15</sub> -0	z	z	z	ns
	SLAVE	INTA	i Z	2	Z	l ns
	SLAVE	A-FULL	Z	Z	Z	ns
	SLAVE	EQUAL	Z	Z	Z	ns

# A. COMBINATIONAL PROPAGATION DELAYS

Notes: See notes following Table D.

\*This includes using D as select lines for multiway sets.

\*\*In the slave mode.

# SWITCHING CHARACTERISTICS over COMMERCIAL operating range (Cont'd.)

				29C331	29C331-1	29C331-2	
No.	From	То	Description	Max. Value	Max. Value	Max. Value	Unit
	<b>RST</b>	Y <sub>15-0</sub>	Reset-to-Address Enable	29	25	25	ns
	RST	Y15-0	Reset-to-Address Disable	29	25	25	ns
43	INTR	Y15-0	INTR-to-Address Enable	24	21	21	ns
44	INTR	Y15-0	INTR-to-Address Disable	24	21	21	ns
	INTEN	Y15-0	INTEN-to-Address Enable	24	21	21	ns
	INTEN	Y15-0	INTEN-to-Address Disable	24	21	21	ns
	HOLD	Y15-0	HOLD-to-Address Enable	23	20	20	ns
	HOLD	Y15-0	HOLD-to-Address Disable	23	20	20	ns
	SLAVE	Y15-0	SLAVE-to-Address Enable	24	21	21	ns
	SLAVE	Y15-0	SLAVE-to-Address Disable	24	21	21	ns
	OED	Y15-0	OED-to-Data Enable	26	22	22	ns
	OED	D15-0	OED-to-Data Disable	26	22	22	ns
	RST	D15-0	Reset-to-Data Enable	27	23	23	ns
	AST	D <sub>15</sub> -0	Reset-to-Data Disable	27	23	23	ns
	SLAVE	D <sub>15</sub> -0	SLAVE-to-Data Enable	26	22	22	ns
	SLAVE	D <sub>15</sub> - 0	SLAVE-to-Data Disable	26	22	22	ns
	CP	D15-0	Clock-to-Data Enable	35	24	24	пs
	CP	D <sub>15</sub> -0	Clock-to-Data Disable	35	24	24	ns
	HOLD	INTA	HOLD-to-INTA Enable	22	19	19	ns
	HOLD	INTA	HOLD-to-INTA Disable	22	19	19	ns
	HOLD	A-FULL	HOLD-to-A-FULL Enable	21	18	18	ns
	HOLD	A-FULL	HOLD-to-A-FULL Disable	21	18	18	ns
	HOLD	EQUAL	HOLD-to-EQUAL Enable	21	18	18	ns
	HOLD	EQUAL	HOLD-to-EQUAL Disable	21	18	18	ns
	SLAVE	INTA	SLAVE-to-INTA Enable	22	19	19	ns
	SLAVE	INTA	SLAVE-to-INTA Disable	22	19	19	ns
	SLAVE	A-FULL	SLAVE-to-A-FULL Enable	22	19	19	ns
	SLAVE	A-FULL	SLAVE-to-A-FULL Disable	22	19	19	ns
	SLAVE	EQUAL	SLAVE-to-EQUAL Enable	22	19	19	ns
	SLAVE	EQUAL	SLAVE-to-EQUAL Disable	22	19	19	ns

# B. OUTPUT DISABLE TIME

Notes: See notes following Table D.

SWITCHING CHARACTERISTICS over COMMERCIAL over operating range (Cont'd.)

No.	Parameter	For	With Respect To	29C331 Max. Value	29C331-1 Max. Value	29C331-2 Max. Value	Unif
17	Data Setup	D <sub>15</sub> -0	 CP ↑	21	1.9000	19	ns
18	Data Hold	D15-0	CP 1	0	0		ns
19	Alternate Data Setup	A15-0	CP 1	23	24mm	2	ns
20	Alternate Data Hold	A15-0	CP 1	0	₿O₩	No vi	ns
21	Multiway Setup	Mx3 - x0	CP 🏌	28	<b>Ža</b> j Casa	2	ns
22	Multiway Hold	Mx3 - x0	CP 1	<b>G</b> allinger	No.	Owney	ns
23	Address Setup	Y15-0	CP (	1.8,000	18 Januaria	<b>O</b> MARCAN 1. Zel <sup>an</sup>	ns
24	Address Hold	Y15-0	CP 1	Bungling	River and American	nananana. Rahatanana	ns
25	Instruction Setup	15-0	CP 1	24	8000000 21	21	ns
26	Instruction Hold	15-0	CP 1	Q <sub>a</sub> <sup>na</sup>	"O <sub>36</sub> 🦓	<b>.</b>	ns
27	Forced Continue Setup	FC	CP 1	2 Manual	91.1	10 2 3	ns
28	Forced Continue Hold	FC	CP 1	aliteration of the second s		Q	ns
29	Test Setup	T11-0	CP 1	20,000	20	2	ns
30	Test Hold	T11-0	CP 1	Auro	"Oaws <sup>#</sup>	Brows <sup>18</sup>	ns
31	Select Setup	S <sub>3-0</sub>	CP 1	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	20	2010000	ns
32	Select Hold	<u>S<sub>3-0</sub></u>	CP 1		Round	Revenue	ns
33	Reset Setup	RST	CP 1	22		20	ns
34	Reset Hold	RST	CP 1		20		ns
35	Interrupt Request Setup	INTR	CP 1	a 1		10 1	ns
36	Interrupt Request Hold	INTR	CP 1	and the second s	in the second	1.0	ns
37	Interrupt Enable Setup	INTEN	CP 1	100	18 AU	1, <b>6</b> , <sup>K \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$</sup>	ns
38	Interrupt Enable Hold	INTEN	CP 1	Delana	Strange	Quinna.	ns
39	Hold Mode Setup	HOLD	CP 1	2,000		1	ns
40	Hold Mode Hold	HOLD	CP 🕇	Q. Sea	0	0.445	ns
41	Carry-In Setup	Cin Cin	CP 1	22	20	25	ns
42	Carry-In Hold	Cin	CP 1	0	O NAME	O	ns

# C. SETUP AND HOLD TIMES

## D. MINIMUM CLOCK REQUIREMENT

		29C331	29C331-1	29C331-2	
No.	Description	Max, Value	Max. Value	Max. Value	Unit
53	Minimum Clock LOW Time	23	22	22	ns
54	Minimum Clock HIGH Time	<sup>1</sup> 19	16	<sup>ິ</sup> 16	ns

Notes: 1. (INTR, INTEN)-to-EQUAL is the sum of (INTR, INTEN)-to-Y disable time and Y-to-EQUAL delay time.

2.  $C_L$  = 50 pF;  $C_L\simeq 5$  pF for Disable Time only.

SWITCHING CHARACTERISTICS over MILITARY operating range (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

			29C331	
No.	From	То	Max. Delay	Unit
1	D15-0	Y <sub>15-0</sub>	30*	ns
	D15-0 D15-0	EQUAL ERROR	48 29**	ns ns
2	A15-0	Y <sub>15-0</sub>	27	ns
	A15-0	EQUAL	44	ns
3	A15-0 Mya ya	ERROR	50 30	ns ns
5	Mx3 - x0 Mx3 - x0	Y <sub>15</sub> – 0 EQUAL	48	ns
	Mx3 - x0	ERROR	55	ns
	Y15-0	EQUAL	41 29**	ns ns
4	¥15−0 <sup>I</sup> 5−0	Y31 - 0	32	ns
5	15-0	D <sub>15</sub> -0	37	ns
	5-0	EQUAL	48	ns
6	l5 - 0 T <sub>11</sub> - 0	ERROR Y <sub>15</sub> – 0	55 32	ns ns
Ũ	T <sub>11</sub> -0	EQUAL	48	ns
	T <sub>11</sub> -0	ERROR	55	ns
	S <sub>3</sub> _0	Y15-0 EQUAL	32 48	∿ns ns
	S <sub>3-0</sub> S <sub>3-0</sub>	ERROR	55	ns
7	CP	Y15-0	37	ns
8	CP	D <sub>15</sub> -0	97/Z	ns
9	CP CP	A-FULL EQUAL	\$2 54	ns ns
	CP	ERROR	60	ns
10	RST	Y15-0	32/Z	ns
11	RST		Z 22	ns
11	RST		48	ns ns
	RST	ERROR	55	ns
12	FC	Y15∓0	32	ns
13	FC FC	D15-0"	37 48	ns ns
	FC	ERROR	55	ns
	INTR NOT	Y15-0	Z	ns
14	INT <b>R</b>	EQUAL	21 (Note 1)	ns
		ERROR	(Note 1)	ns ns
	INTEN	<u>Y15-</u> 0 INTA	Z	ns
15 🐩	INTEN		21	ns
	INTEN	EQUAL ERROR	(Note 1) 49	ns ns
	HOLD	Y <sub>15</sub> -0	z	ns
	HOLD	INTA	Z	ns
	HOLD	A-FULL EQUAL	21/Z 43/Z	ns ns
	HOLD	ERROR	49	ns
	OED	D15-0	26	ns
	OED	ERROR	Z 29**	ns
	INTA A-FULL	ERROR	29	ns ns
	EQUAL	ERROR	29**	ns
16	Cin	Y <sub>15-0</sub>	32	ns
	Cin Cin	EQUAL ERROR	48 55	ns ns
	SLAVE	Y15-0	2 SS	ns
	SLAVE	$\begin{bmatrix} D_{15} - 0 \\ INTA \end{bmatrix}$	Z	ns
	SLAVE		Z	ns
	SLAVE SLAVE	A-FULL EQUAL	Z Z	ns ns
			-	L. ""

# A. COMBINATIONAL PROPAGATION DELAYS

Notes: See notes following Table D.

\*This includes using D as select lines for multiway sets.

\*\*in the slave mode.

# SWITCHING CHARACTERISTICS over MILITARY operating range (Cont'd.)

				29C331	
No.	From	То	Description	Max. Value	Ųnit
	RST	Y <sub>15-0</sub>	Reset-to-Address Enable	26	ns
	RST	Y <sub>15-0</sub>	Reset-to-Address Disable	26	ns
43	INTR	Y15-0	INTR-to-Address Enable	26	ns
44	INTR	Y <sub>15-0</sub>	INTR-to-Address Disable	26	ns
	INTEN	Y <sub>15-0</sub>	INTEN-to-Address Enable	26	ns
	INTEN	Y <sub>15-0</sub>	INTEN-to-Address Disable	- 26	ns
	HOLD	Y15-0	HOLD-to-Address Enable	26	ns
	HOLD	Y <sub>15-0</sub>	HOLD-to-Address Disable	. 26	ns
	SLAVE	Y15-0	SLAVE-to-Address Enable	26	ns
	SLAVE	Y15-0	SLAVE-to-Address Disable	26	ns
	OED	Y15-0	OED-to-Data Enable	26	ns
1	OED	D <sub>15-0</sub>	OED-to-Data Disable	26	ns
	RST	D <sub>15</sub> -0	Reset-to-Data Enable	26	ns
	RST	D <sub>15-0</sub>	Reset-to-Data Disable	26	ns
	SLAVE	D <sub>15</sub> -0	SLAVE to Data Enable	26	ns
	SLAVE	D <sub>15</sub> -0	SLAVE-to-Data Disable	26	ns
	CP	D <sub>15</sub> -0	Clock-to-Data Enable	23	ns
	CP	D <sub>15-0</sub>	Clock-to-Data Disable	23	ns
	HOLD	INTA	HOLD-to-INTA Enable	21	ns
	HOLD	INTA	HOLD-to-INTA Disable	21	ns
	HOLD	A-FULL	HOLD-to-A-FULL Enable	21	ns
	HOLD	A-FULL	HOLD-to-A-FULL Disable	21	ns
	HOLD	EQUAL	HOLD-to-EQUAL Enable	21	ns
	HOLD	EQUAL	HOLD-to-EQUAL Disable	21	ns
	SLAVE	INTA	SLAVE-to-INTA Enable	21	ns
	SLAVE	INTA	SLAVE-to-INTA Disable	21	ns
1	SLAVE	A-FULL	SLAVE-to-A-FULL Enable	21	ns
	SLAVE	A-FULL	SLAVE-to-A-FULL Disable	21	ns
	SLAVE	EQUAL	SLAVE-to-EQUAL Enable	21	ns
	SLAVE	EQUAL	SLAVE-to-EQUAL Disable	21	ns

# B. OUTPUT DISABLE TIME

Notes: See notes following Table D.

# SWITCHING CHARACTERISTICS over MILITARY operating range (Cont'd.)

				29C331	
No.	Parameter	For	With Respect To	Max. Value	Unit
17	Data Setup	D <sub>15</sub> -0	CP 1	32	ns
18	Data Hold	D <sub>15-0</sub>	CP 1	1	ns
19	Alternate Data Setup	A <sub>15</sub> -0	CP 1	32	ns
20	Alternate Data Hold	A15-0	CP 1	1	ns
21	Multiway Setup	M <sub>X3 – X0</sub>	CP 1	32	ns
22	Multiway Hold	M <sub>X3 - X0</sub>	CP 1	1	ns
23	Address Setup	Y <sub>15-0</sub>	CP 1	27	ns
24	Address Hold	Y <sub>15-0</sub>	CP 1	2	ns
25	Instruction Setup	1 <sub>5 – 0</sub>	CP_↑	32	ns
26	Instruction Hold	15-0	CP 1	0	ns
27	Forced Continue Setup	FC	CP ↑	32	ns
28	Forced Continue Hold	FC	CP T	1	ns
29	Test Setup	T11-0	CP ↑	32	ns
30	Test Hold	T11-0	CP ↑	0	ns
31	Select Setup	<b>S</b> 3 - 0	CP 1	32	ns
32	Select Hold	<u>S<sub>3</sub> - 0</u>	CP †	0	ns
33	Reset Setup	RST	CP 1	32	ns
34	Reset Hold	AST	CP 1	1	ns
35	Interrupt Request Setup	INTR	CP T	27	ns
36	Interrupt Request Hold	INTR	CP ↑	1	ns
37	Interrupt Enable Setup	INTEN	CP 1	27	ns
38	Interrupt Enable Hold	INTEN	CP 1	1	ns
39	Hold Mode Setup	HOLD	CP 1	27	ns
40	Hold Mode Hold	HOLD	CP ↑	1	ns
41	Carry-In Setup	Cin	CP 1	30	ns
42	Carry-In Hold		CP 1	1	ns

# C. SETUP AND HOLD TIMES

## D. MINIMUM CLOCK REQUIREMENTS

	29C331		
No.		Max. Value	Unit
53	Minimum Clock LOW Time	33	ns
54	Minimum Clock HIGH Time	28	ns

Notes: 1. (INTR, INTEN)-to-EQUAL is the sum of (INTR, INTEN)-to-Y disable time and Y-to-EQUAL delay time.

2. CL = 50 pF; CL = 5 pF for Disable Time only.

3. The status of I5-I0 and FC must not be changed during the clock LOW time.

# SWITCHING TEST CIRCUIT



TC003420

## A. Three-State Outputs

- Notes: 1. C<sub>L</sub> = 50 pF includes scope probe, wiring, and stray capacitances without device in test fixture.
  2. S<sub>1</sub>, S<sub>2</sub>, S<sub>3</sub> are closed during function tests and all AC tests except output enable tests.
  3. S<sub>1</sub> and S<sub>3</sub> are closed while S<sub>2</sub> is open for tp<sub>ZH</sub> test.
  S<sub>1</sub> and S<sub>2</sub> are closed while S<sub>3</sub> is open for tp<sub>ZL</sub> test.

  - 4.  $C_L = 5.0 \text{ pF}$  for output disable tests.



# **Test Philosophy and Methods**

The following points give the general philosophy that we apply to tests that must be properly engineered if they are to be implemented in an automatic environment. The specifics of what philosophies applied to which test are shown.

- 1. Ensure the part is adequately decoupled at the test head. Large changes in supply current when the device switches may cause function failures due to  $V_{CC}$  changes.
- 2. Do not leave inputs floating during any tests, as they may oscillate at high frequency.
- 3. Do not attempt to perform threshold tests at high speed. Following an input transition, ground current may change by as much as 400 mA in 5 – 8 ns. Inductance in the ground cable may allow the ground pin at the device to rise by hundreds of millivolts momentarily. Current level may vary from product to product.
- 4. Use extreme care in defining input levels for AC tests. Many inputs may be changed at once, so there will be significant noise at the device pins which may not actually reach V<sub>IL</sub> or V<sub>IH</sub> until the noise has settled. AMD recommends using V<sub>IL</sub>  $\leq 0$  V and V<sub>IH</sub>  $\geq 3$  V for AC tests.
- To simplify failure analysis, programs should be designed to perform DC, Function, and AC tests as three distinct groups of tests.
- 6. Capacitive Loading for AC Testing

Automatic testers and their associated hardware have stray capacitance which varies from one type of tester to another, but is generally around 50 pF. This makes it impossible to make direct measurements of parameters which call for a smaller capacitive load than the associated stray capacitance. Typical examples of this are the so-called "float delays," which measure the propagation delays into and out of the high-impedance state, and are usually specified at a load capacitance of 5.0 pF. In these cases, the test is performed at the higher load capacitance (typically 50 pF), and engineering correlations based on data taken with a bench setup are used to predict the result at the lower capacitance.

Similarly, a product may be specified at more than one capacitive load. Since the typical automatic tester is not capable of switching loads in mid-test, it is impossible to make measurements at <u>both</u> capacitances even though they may both be greater than the stray capacitance. In

these cases, a measurement is made at one of the two capacitances. The result at the other capacitance is predicted from engineering correlations based on data taken with a bench setup and the knowledge that certain DC measurements ( $I_{OH}$ ,  $I_{OL}$ , for example) have already been taken and are within specification. In some cases, special DC tests are performed in order to facilitate this correlation.

7. Threshold Testing

The noise associated with automatic testing, the long inductive cables, and the high gain of bipolar devices when in the vicinity of the actual device threshold frequently give rise to oscillations when testing high-speed circuits. These oscillations are not indicative of a reject device, but instead, of an overtaxed test system. To minimize this problem, thresholds are tested at least once for <u>each</u> input pin. Thereafter, "hard" high and low levels are used for other tests. Generally this means that function and AC testing are performed at "hard" input levels rather than at  $V_{IL}$  max.

8. AC Testing

Occasionally parameters are specified that cannot be measured directly on automatic testers because of tester limitations. Data input hold times often fall into this category. In these cases, the parameter in question is guaranteed by correlating these tests with other AC tests that have been performed. These correlations are arrived at by the cognizant engineer using data from precise bench measurements in conjunction with the knowledge that certain DC parameters have already been measured and are within specification.

In some cases, certain AC tests are redundant since they can be shown to be predicted by other tests that have already been performed. In these cases, the redundant tests are not performed.

9. Output Short-Circuit Current Testing

When performing I<sub>OS</sub> tests on devices containing RAM or registers, great care must be taken that undershoot caused by grounding the high-state output does not trigger parasitic elements which in turn cause the device to change state. In order to avoid this effect, it is common to make the measurement at a voltage ( $V_{output}$ ) that is slightly above ground. The  $V_{CC}$  is raised by the same amount so that the result (as confirmed by Ohm's law and precise bench testing) is identical to the  $V_{OUT} = 0$ ,  $V_{CC} = Max$ . case.





- During Cycle 2, there may be contention on the Y-bus if the Y-bus is turned ON before the INT-VECT buffer is turned OFF.
- 3. Refer to Figures 4 and 5 for definition of A and B.



