Features

- Smart Card Interface
 - Compliance with ISO 7816, EMV2000, GIE-CB, GSM and WHQL Standards Card Clock Stop High or Low for Card Power-down Modes Support Synchronous Cards with C4 and C8 Contacts Card Detection and Automatic de-activation Sequence Programmable Activation Sequence
 - Direct Connection to the Smart Card
 Logic Level Shifters
 Short Circuit Current Limitation (see electrical characteristics)
 8kV+ ESD Protection (MIL/STD 883 Class 3)
 - Programmable Voltage
 5V ±5% at 65 mA (Class A)
 3V ±0.2V at 65 mA (Class B)
 1.8V ±0.14V at 40 mA
 - Low Ripple Noise: < 200 mV</p>
- Versatile Host Interface
 - ICAM (Conditional Access) Compatible
 - Two Wire Interface (TWI) Link
 Programmable Address Allow up to 8 Devices
 - Programmable Interrupt Output
 - Automatic Level Shifter (1.6V to V_{cc})
- Reset Output Includes
 - Power-On Reset (POR)
 - Power-Fail Detector (PFD)
- High-efficiency Step-up Converter: 80 to 98% Efficiency
- Extended Voltage Operation: 3V to 5.5V
- Low Power Consumption
 - 180 mA Maximum In-rush Current
 - 30 µA Typical Power-down Current (without Smart Card)
- 4 to 48 MHz Clock Input, 7 MHz Min for Step-up Converter (for AT83C24B)
- 18 to 48MHz Clock input (for AT83C24NDS)
- Industrial Temperature Range: -40 to +85°C
- Packages: SO28 and QFN28

Description

The AT83C24B is a smart card reader interface IC for smart card reader/writer applications such as EFT/POS terminals and set top boxes. It enables the management of any type of smart card from any kind of host. Up to 8 AT83C24 can be connected in parallel using the programmable TWI address.

Its high efficiency DC/DC converter, low quiescent current in standby mode makes it particularly suited to low power and portable applications. The reduced bill of material allows reducing significantly the system cost. A sophisticated protection system guarantees timely and controlled shutdown upon error conditions.

The AT83C24NDS is a dedicated version approved by NDS for use with NDS Video-Guard conditional access software in set-top boxes. All AT83C24B datasheet is applicable to AT83C24BNDS. The main differences between AT83C24B and AT83C24NDS are listed below:

- 1/ CLASS A card supplied with CVCC = 4.75 to 5.25V for AT83C24NDS, CLASS A card supplied with CVCC = 4.6 to 5.25V for AT83C24B
- 2/ 18MHz minimum on input clock for AT83C24NDS
- 3/ Up to 10μF for capacitor connected on CVCC pin for AT83C24B,
 3.3μF mandatory for AT83C24NDS





Smart Card Reader Interface with Power Management

AT83C24B AT83C24NDS


4234G-SCR-01/07



Acronyms

- TWI: Two-wire Interface
 - POR: Power On Reset
 - PFD: Power Fail Detect
 - ART: Automatic Reset Transition
 - ATR: Answer To Reset
 - MSB: Most Significant Bit
 - LSB: Least Significant bit
 - SCIB: Smart Card Interface Bus

Block Diagram



AT83C24

2

Pin Description

Pinouts (Top View)

28-pin SOIC Pinout QFN28 pinout 22 27 28 29 28 29 28 29 28 24 24 28 🗌 CLK RESE⁻ C8 1 5 5 DVCC 27 PRES/INT 22 21 EVCC RESET 3 23 26 C4 28 CMDVCC 4 25 I/O VSS 22 V_{CC}23 VSS 5 24 EVCC 20 A2/CK 23 A2/CK 19 A1/RST VCC [6 QFN 28 22 A1/RST cvss 17 CVSS 4 18 A0 /3V TOP VIEW LI 🛛 8 21 🛛 A0/3V LI 🛛 5 17 SCL cvcc 🛛 🤊 20 SCL 16 SDA CVCC 6 CVCCin 10 19 SDA CVCCin 15 NC 18 🛛 NC CRST 11 9 10 11 12 13 8 14 CPRES 17 CIO CCLK 12 CRST | CCLK | CIO S CC4 ő

Note: 1. NC = Not Connected

NC [13

CC4 [14

2. SOIC and QFN packages are available for AT83C24B and for AT83C24NDS

16 CC8

15 CPRES

Signals

Table 1. Ports Description

Pad Name	Pad Internal Power Supply	ESD Limits	Pad Type	Description
A2/CK- A1/RST- A0/3V	EVCC	3 kV	I	Microcontroller Interface Function: TWI bus slave address selection input. A2/CK and A1/RST pins are respectively connected to CCLK and CRST signals in "transparent mode" (see page 19). A0/3V is used for hardware activation to select CVCC voltage (3V or 5V). The slave address of the device is based on the value present on A2, A1, A0 on the rising edge of RESET pin (see Table 2). In fact, the address is taken internally at the 11th CLK rising edge.
PRES/INT	EVCC	3 kV	O open- drain	Microcontroller Interface Function: Depending on IT_SEL value (see CONFIG4 register), PRES/INT outputs card presence status or interruptions (page 9) An internal Pull-up (typ 330kΩ,see Table 18)to EVCC can be activated in the pad if necessary using INT_PULLUP bit (CONFIG4 register). Remark: during power up and before registers configuration, the PRES/INT signal must be ignored.
RESET	VCC	3 kV	I/O open- drain	 Microcontroller Interface Function: Power-on reset A low level on this pin keeps the AT83C24 under reset even if applied on power-on. It also resets the AT83C24 if applied when the AT83C24 is running (see Power monitoring §). Asserting RESET when the chip is in Shut-down mode returns the chip to normal operation. AT83C24 is driving the Reset pin Low on power-on-reset or if power fail on V_{CC} or DVCC (see POWERMON bit in CONFIG4 register), this can be used to reset or interrupt other devices. After reset, AT83C24 needs to be reconfigured before starting a new card session.





Table 1. Ports Description (Continued)

Pad Name	Pad Internal Power Supply	ESD Limits	Pad Type	Description
SDA	VCC	3 kV	I/O open- drain	Microcontroller Interface Function TWI serial data
SCL	VCC	3 kV	I/O open- drain	Microcontroller Interface Function TWI serial clock
I/O	EVCC	3 kV	I/O	Microcontroller Interface Function Copy of CIO pin and high level reference for EVCC. An external pull up to EVCC is needed on IO pin. I/O is the reference level for EVCC if EVCC is connected to a capacitor. This feature is unused if EVCC is connected to VCC.
C4	EVCC	3 kV	I/O (pull-up)	Microcontroller Interface Function Copy of Card CC4.
C8	EVCC	3 kV	I/O (pull-up)	Microcontroller Interface Function Copy of Card CC8.
CLK	EVCC	3 kV	I	Microcontroller Interface Function Master Clock
CIO	CVCC	8 kV+	I/O (pull-up)	Smart card interface function Card I/O
CC4	CVCC	8 kV+	I/O (pull-up)	Smart card interface function Card C4
CC8	CVCC	8 kV+	I/O (pull-up)	Smart card interface function Card C8
CPRES	VCC	8 kV+	l (pull-up)	Smart card interface function Card presence An internal Pull-up to VCC can be activated in the pad if necessary using PULLUP bit (CONFIG1 register).
CCLK	CVCC	8 kV+	0	Smart card interface function Card clock
CRST	CVCC	8 kV+	0	Smart card interface function Card reset
CMDVCC	EVCC	3 kV+	l (pull-up)	Microcontroller Interface Function: Activation/Shutdown of the smart card Interface.
VCC		3 kV+	PWR	Supply Voltage $V_{\rm CC}$ is used to power the internal voltage regulators and I/O buffers.
LI		3 kV+	PWR	DC/DC Input LI must be tied to VCC pin through an external coil (typically 4.7 µH) and provides the current for the charge pump of the DC/DC converter. It may be directly connected to VCC if the step-up converter is not used (see STEPREG bit in CONFIG4 register and see minimum VCC values in Table 20 (class A) and Table 21 (class B)).

AT83C24

4

Table 1. Ports Description (Continued)

Pad Name	Pad Internal Power Supply	ESD Limits	Pad Type	Description
CVCC		8 kV+	PWR	Card Supply Voltage CVCC is the programmable voltage output for the Card interface. It must be connected to external decoupling capacitors (see page 35 and page 36).
CVCCin		8 kV+	PWR	Card Supply Voltage This pin must be connected to CVCC.
DVCC		3 kV+	PWR	Digital Supply Voltage Is internally generated and used to supply the digital core. This pin has to be connected to an external capacitor of 100 nF and should not be connected to other devices.
EVCC		3 kV+	PWR	Extra Supply Voltage (Microcontroller power supply) EVCC is used to supply the internal level shifters of host interface pins. EVCC voltage can be supplied from the external EVCC pin connected to the host powe supply. If EVCC cannot be connected to the host power supply, it must be tied to an external capacitor. EVCC voltage can be generated internally by an automatic follow up of the logic high level on the I/O pin. In this configuration, connect a 100 nF + 100kOhms in parallel between EVCC pin and VSS pin.
CVSS		8 kV+	GND	DC/DC Ground CVSS is used to sink high shunt currents from the external coil.
VSS			GND	Ground

Note:

ESD Test conditions: 3 positive and 3 negative pulses on each pin versus GND. Pulses generated according to Mil/STD 883 Class3. Recommended capacitors soldered on CVCC and VCC pins.





Operational Modes

TWI Bus Control

The Atmel Two-wire Interface (TWI) interconnects components on a unique two-wire bus, made up of one clock line and one data line with speeds of up to 400 Kbits per second, based on a byte-oriented transfer format.

The TWI-bus interface can be used:

- To configure the AT83C24
- To select the operating mode of the card: 1.8V, 3V or 5V
- To configure the automatic activation sequence
- To start or stop sessions (activation and de-activation sequences)
- To initiate a warm reset
- To control the clock to the card in active mode
- To control the clock to the card in stand-by mode (stop LOW, stop HIGH or running)
- To enter or leave the card stand-by or power-down modes
- To select the interface (connection to the host I/O / C4/ C8)
- To request the status (card present or not, over-current and out of range supply voltage occurrence)
- To drive and monitor the card contacts by software
- To accurately measure the ATR delay when automatic activation is used

TWI Commands

Frame Structure The structure of the TWI bus data frames is made of one or a series of write and read commands completed by STOP.


Write commands to the AT83C24 have the structure:


ADDRESS BYTE + COMMAND BYTE + DATA BYTE(S)

Read commands to the AT83C24 have the structure:

ADDRESS BYTE + DATA BYTE(S)

The ADDRESS BYTE is sampled on A2/CK, A1/RST, A0/3V after each reset (hard/soft/general call) but A2/CK, A1/RST, A0/3V can be used for transparent mode after the reset.





AT83C24

6


Address Byte

The first byte to send to the device is the address byte. The device controls if the hardware address (A2/CK, A1/RST, A0/3V pins on reset) corresponds to the address given in the address byte (A2, A1, A0 bits).

If the level is not stable on A2/CK pin (or A1/RST pin, or A0/3V pin) at reset, the user has to send the commands to the possible address taken by the device.

If A2/CK to A0/3V are tied to the host microcontroller and their reset values are unknown, a general call on the TWI bus allows to reset all the AT83C24 devices and set their address after A2/CK to A0/3V are fixed.

Figure 2. Address Byte



Up to 8 devices can be connected on the same TWI bus. Each device is configured with a different combination on A2/CK, A1/RST, A0/3V pins. The corresponding address byte values for read/write operations are listed below.

A2 (A2/CK pin)	A1 (A1/RST pin)	A0 (A0/3V pin)	Address Byte for Read Command	Address Byte for Write Command
0	0	0	0x41	0x40
0	0	1	0x43	0x42
0	1	0	0x45	0x44
0	1	1	0x47	0x46
1	0	0	0x49	0x48
1	0	1	0x4B	0x4A
1	1	0	0x4D	0x4C
1	1	1	0x4F	0x4E

 Table 2.
 Address Byte Values





Write Commands The write commands are:

1. Reset:

Initializes all the logic and the TWI interface as after a power-up or power-fail reset. If a smart card is active when RESET falls, a deactivation sequence is performed. This is a one-byte command.

2. Write Config:

Configures the device according to the last six bits in the CONFIG0 register and to the following four bytes in CONFIG1, CONFIG2, CONFIG3 then CONFIG4 registers. This is a five bytes command.

Figure 3. Command byte format for Write CONFIG0 command

_	b7	b6		-		-	-	b0
	1	0	X	x	х	X	X	х

CONFIG0 on 6 Bits

3. Write Timer:

Program the 16-bit automatic reset transition timer with the following two bytes. This is a three bytes command.

4. Write Interface:

Program the interface. This is a one-byte command. The MSB of the command byte is fixed at 0.

5. General Call Reset:

A general call followed by the value 06h has the same effect as a Reset command.

Table 3.	Write Commands Description	
----------	----------------------------	--

	Address Byte (See Table 2)	Command Byte	Data Byte 1	Data Byte 2	Data Byte 3	Data Byte 4
1. Reset	0100 A ₂ A ₁ A ₀ 0	1111 1111				
2. Write config	0100 A ₂ A ₁ A ₀ 0	(10 + CONFIG0 6 bits)	CONFIG1	CONFIG2	CONFIG3	CONFIG4
3. Write Timer	0100 A ₂ A ₁ A ₀ 0	1111 1100	TIMER1	TIMER0		
4. Write Interface	0100 A ₂ A ₁ A ₀ 0	(0+INTERFACE 7 bits)				
5. General Call Reset	0000 0000	0000 0110				

AT83C24

8

Read Command

After the slave address has been configured, the read command allows to read one or several bytes in the following order:

- STATUS, CONFIG0, CONFIG1, CONFIG2, CONFIG3, INTERFACE, TIMER1, TIMER0, CAPTURE1, CAPTURE0
- FFh is completing the transfer if the microcontroller attempts to read beyond the last byte.

Note: Flags are only reset after the corresponding byte read has been acknowledged by the master. **Table 4.** Read Command Description

Byte Description	Byte Value
Address byte	0100 A ₂ A ₁ A ₀ 1
Data byte 1	STATUS
Data byte 2	CONFIG0
Data byte 3	CONFIG1
Data byte 4	CONFIG2
Data byte 5	CONFIG3
Data byte 6	CONFIG4
Data byte 7	INTERFACE
Data byte 8	TIMER 1 (MSB)
Data byte 9	TIMER 0 (LSB)
Data byte 10	CAPTURE 1 (MSB)
Data byte 11	CAPTURE 0 (LSB)
Data byte 12	0xFF

Interrupts

The PRES/INT behavior depends on IT_SEL bit value (see CONFIG4 register).

- If IT_SEL= 0, the PRES/INT output is High by default (on chip pull up or open drain). PRES/INT is driven Low by any of the following event:
 - INSERT bit set in CONFIG0 register (card insertion/extraction or bit set by software)
 - VCARD_INT bit set in STATUS register (the DC/DC output voltage has settled)
 - over-current detection on CVCC
 - VCARDERR bit set in CONFIG0 register (out of range voltage on CVCC or bit set by software)
 - ATRERR bit set in CONFIG0 register (no ATR before the card clock counter overflows or bit set by software). This control of ATR timing is only available if ART bit =1.

If IT_SEL=0, a read command of STATUS register and of CONFIG0 register will release PRES/INT pin to high level.

Several AT83C24 devices can share the same interrupt and the microcontroller can identify the interrupt sources by polling the status of the AT83C24 devices using TWI commands.

If IT_SEL= 1 (mandatory for NDS applications and for software compatibility with existing devices) the PRES/INT output is High to indicate a card is present and none of the following event has occured:





- over-current detection on CVCC
- VCARDERR bit set in CONFIG0 register (out of range voltage on CVCC or bit set by software)

Card Presence Detection

The card presence is provided by the CPRES pin. The polarity of card presence contact is selected with the CARDDET bit (see CONFIG1 register). A programmable filtering is controlled with the CDS[2-0] bits (see CONFIG1 register).

An internal pull-up on the CPRES pin can be disconnected in order to reduce the consumption, an external pull-up must then be connected to VCC. The PULLUP bit (see CONFIG1 register) controls this feature.

The card presence switch is usually connected to Vss (card present if CPRES=1). The CARD-DET bit must be set. The internal pull up can be connected.

If the card presence contact is connected to Vcc (card present if CPRES=0), the internal pull-up must be disconnected (see PULLUP bit) and an external pull-down must be connected to the CPRES pin.

An interrupt can be generated if a card is inserted or extracted (see interrupts §).




Figure 4. Card Presence Input

CIO, CC4, CC8 Controller

The CIO, CC4, CC8 output pins are driven respectively by CARDIO, CARDC4, CARDC8 bits values or by I/O, C4, C8 signal pins. This selection depends of the IODIS bit value. If IODIS is reset, data are bidirectional between respectively I/O, C4, C8 pins and CIO, CC4, CC8 pins.




Figure 5. CIO, CC4, CC8 Block Diagram

IO and CIO pins are linked together through the on chip level shifters if IODIS bit=0 in INTER-FACE register. This is done automatically during an hardware activation.

Their iddle level are 1. With IO high, CIO is pulled up.

The same behavior is applicable on C4/ CC4 and C8/ CC8 pins.

The maximum frequency on those lines depends on CLK frequency (3 clock rising edges to transfer). With CLK=27MHz, the maximum frequency on this line is 1.5MHz.

Due to the minimum transfer delay allowed for NDS applications, the CLK minimum frequency is 18MHz.

Clock Controller

The clock controller generates two clocks (as shown in Figure 6 and Figure 7):

- 1. a clock for the CCLK: Four different sources can be used: CLK pin, DCCLK signal, CARDCK bit or A2/CK pin (in transparent mode).
- 2. a clock for DC/DC converter.





Figure 6. Clock Block Diagram with Software Activation (see page 14)





Figure 7. Clock Block Diagram with Hardware Activation (see page 14)



CRST Controller The CRST output pin is driven by the A1/RST pin signal pin or by the CARDRST bit value. This selection depends of the CRST_SEL bit value (see CONFIG4 register).

If the CRST pin signal is driven by the CARDRST bit value, two modes are available:

- If the ART bit is reset, CRST pin is driven by CARDRST bit.
- If the ART bit is set, CRST pin is controlled and follows the "Automatic Reset Transition" (page 15).







Figure 9. CRST Block Diagram with Hardware Activation (CMDVCC pin used)







Activation Sequence

Hardware Activation (DC/DC started with CMDVCC)

Initial conditions:

CARDDET bit must be configured in accordance to the smart card connector polarity.

IT_SEL bit, CRST_SEL bit (see CONFIG4 register) must be set and CARDRST bit (see INTER-FACE register) must be cleared. A smart card must be detected to enable to start the DC/DC (CVCC= 3V or 5V).

The hardware activation sequence is started by hardware with CMDVCC pin going high to low. It follows this **automatic** sequence:

- CIO / CC4 / CC8 and IO / C4 / C8 are respectively linked together (IODIS bit is cleared).
- The DC/DC is started and CVCC is set according to the A0/3V pin: 5V (Class A) if A0/3V is High and 3V (Class B) is A0/3V is Low.
- CCLK signal is enabled (CKSTOP bit cleared) when CVCC has settled to the programmed voltage (see Electrical Characteristics) and the level on A1/RST is 0. The CCLK source can be DCCLK signal, CLK signal, A2/CK signals or CARDCK bit (see Figures 5).
- CRST signal is linked with A1/RST pin as soon as A1/RST pin level is 0. A rising edge on A1/RST pin set the CRST pin.

Note: 1. The card must be deactivated to change the voltage.




Figure 10. Activation sequence with CMDVCC

Note: For NDS applications, the host usually starts activation with A1/RST = 0.

Software Activation (DC/DC Started With Writing in VCARD[1:0] bits) and ART bit = 1

Initial conditions: CARDRST bit = 0, CKSTOP bit =1, IODIS bit = 1.

The following sequence can be applied:

- 1. Card Voltage is set by software to the required value (VCARD[1:0] bits in CONFIG0 register). This writing starts the DC/DC.
- Wait the end of the DC/DC init with a polling on VCARDOK bit (STATUS register) or wait for PRES/INT to go Low if enabled (if IT_SEL bit = 0 in CONFIG4 register). When VCARDOK bit is set (by hardware), CARDIO bit should be set by software.
- 3. CKSTOP, IODIS are programmed by software. CKSTOP bit is reset to have the clock running. IODIS is reset to drive the I/O, C4, C8 pins and the CIO,CC4, CC8 pins according to each other.
- 4. CARDRST bit (see INTERFACE register) is set by software.

Automatic Reset Transition description:

A 16-bit counter starts when CARDRST bit is set. It counts card clock cycles. The CRST signal is set when the counter reaches the TIMER[1-0] value which corresponds to the "tb" time (Figure 11). The counter is reseted when the CRST pin is released and it is stopped at the first start bit of the Answer To Request (ATR) on CIO pin.

The CIO pin is not checked during the first 200 clock cycles (ta on Figure 11). If the ATR arrives before the counter reaches Timer[1-0] value, the activation sequence fails, the CRST signal is not set and the Capture[1-0] register contains the value of the counter at the arrival of the ATR.

If the ATR arrives after the rising edge on CRST pin and before the card clock counter overflows (65535 clock cycles), the activation sequence completes. The Capture[1-0] register contains the value of the counter at the arrival of the ATR (tc time on Figure 11).




Figure 11. Software activation with ART bit = 1





ISO 7816 constraints: ta = 200 card clock cycles

400 card clock cycles< = tb

400 card clock cycles< = tc < = 40000 card clock cycles

Note: Timer[1-0] reset value is 400.

Warm reset

The AT83C24 offers a simple and accurate way to control the CRST signal during a warm reset.

After an activation sequence (cold reset), a warm reset is started with a low level on CRST during a define delay (between 40000 and 45000 clock cycles for example).


The ART bit, the TIMER 1 and the TIMER 0 registers are used to control CRST.

The first step is to load the number of CCLK cycles with CRST=0 in TIMER registers.

The warm reset is started by setting ART bit (if ART bit is already set, reset ART before).

The CRST signal will be equal to 0 during the number of clock cycles programmed in TIMER 1 and TIMER 0. Then, the CRST signal will be at 1.

Figure 12. Warm reset with ART bit = 1



Software Activation (DC/DC Started by Writing in VCARD[1:0] bits) and ART bit = 0

The activation sequence is controlled by software using TWI commands, depending on the cards to support. For ISO 7816 cards, the following sequence can be applied:

- 1. Card Voltage is set by software to the required value (VCARD[1:0] bits in CONFIG0 register). This writing starts the DC/DC.
- Wait of the end of the DC/DC init with a polling on VCARDOK bit (STATUS register) or wait for PRES/INT to go Low if enabled (if IT_SEL bit = 0 in CONFIG4 register). When VCARDOK bit is set (by hardware), CARDIO bit should be set by software.
- 3. CKSTOP, IODIS are programmed by software. CKSTOP bit is reset to have the clock running. IODIS is reset to drive the I/O, C4, C8 pins and the CIO,CC4, CC8 pins according to each other.
- 4. CRST pin is controlled by software using CARDRST bit (see INTERFACE register).




Figure 13. Software activation without automatic control (ART bit = 0)

Note: It is assumed that initially VCARD[1:0], CARDCK, CARDIO and CARDRST bits are cleared, CKSTOP and IODIS are set (those bits are further explained in the registers description)

Note: The user should check the AT83C24 status and possibly resume the activation sequence if one TWI transfer is not acknowledged during the activation sequence.





Deactivation Sequence


The card automatic deactivation is triggered when one the following condition occurs:

- ICARDERR bit is set by hardware
- VCARDERR bit is set by hardware (or by software)
- INSERT is set and CARDIN is cleared (card extraction)
- SHUTDOWN is set by software
- CMDVCC goes from Low to High
- Power fail on VCC (see POWERMON bit in CONFIG4 register)
- Reset pin going low

It is a self-timed sequence which cannot be interrupted when started (see Figure 14). Each step is separated by a delay based on Td equal to 8 periods of the DC/DC clock, typically 2 μ s:

- 1. T0: CARDRST is cleared, SHUTDOWN bit set.
- 2. T0 + 5 x Td:CARDCK is cleared, CKSTOP, CARDIO and IODIS are set.
- 3. T0 + 6 x Td: CARDIO is cleared.
- 4. T0 + 7 x Td: VCARD[1-0] = 00.

Figure 14. Deactivation Sequence



- Notes: 1. Setting ICARDERR by software does not trigger a deactivation. VCARDERR can be used to deactivate the card by software.
 - 2. t1=5 to 5.5*Td, and t2=0.5*Td to Td.


Transparent Mode

If the microcontroller outputs ISO 7816 signals, a transparent mode allows to connect RST/CLK and I/O/C4/C8 signals after an electrical level control. The AT83C24 level shifters adapt the card signals to the smart card voltage selection.

The CRST and CCLK microcontroller signals can be respectively connected to the A1/RST and A2/CK pins.

The CRST_SEL bit (in CONFIG4 register) selects standard or transparent configuration for the CRST pin. CKS in CONFIG2 allows to select standard or transparent configuration for the CCLK pin. So CCLK and CRST are independent. A2/CK to A0/3V inputs always give the TWI address at reset. The A0/3V pin can be used for TWI addressing and easily connect two AT83C24 devices on the same TWI bus.





Power Modes Two power-down modes are available to reduce the AT83C24 power consumption (see STUT-DOWN bit in CONFIG1 register and LP bits in CONFIG3 register).

To enter in the mode number 4 (see Table 5), the sequence is the following:

- First select the Low-power mode by setting the LP bit
- The activation of the SHUTDOWN bit can then be done.

The AT83C24 exits Power-down if a software/hardware reset is done or if SHUTDOWN bit is cleared. The AT83C24 is then active immediately.

Either a hardware reset or a TWI command clearing the SHUTDOWN bit can cause an exit from Power-down. The internal registers retain their value during the shutdown mode.

In Power-down mode, the device is sleeping and waiting for a wake up condition.

To reduce power consumption, the User should stop the clock on the CLK input after setting the SHUTDOWN bit. The clock can be enabled again just before exiting SHUTDOWN (at least 10 μ s before a START bit on SDA).





Mode Number	Shutdown Bit	LP Bit	STEPREG	VCARD[1:0]	Typical Supply Current	Description
1	0	х	0	11	160 mA 30 mA	Step up mode: VCC = 3V, CVCC = 5V, lcard = 65mA lcard = 0
2	0	х	1	11	70 mA	Regulator mode: VCC = 5.25V, CVCC = 5V, $Icvcc = 65mA$
3	0	Х	Х	00	3 mA	DC/DC off, CLK = 10MHz, VCC=3V to 5V
4	1	0	Х	00	90 µA	The TWI interface of the AT83C24 is active but its analog blocs are switched off to reduce the consumption
5	1	1	Х	00	30 µA	Pulsed mode of the internal 3V logic regulator

 Table 5.
 Power Modes Description

Power Monitoring The AT83C24 needs only one power supply to run: VCC.

If the microcontroller outputs signals with a different electrical level, the host positive supply is connected to EVCC.

EVCC and VCC pins can be connected together if they have the same voltage.

 If EVCC and VCC have different electrical levels: The EVCC pin and RESET pin should be connected with a resistor bridge. RESET pin high level must be higher than VIH (see Table 19). When EVCC drops, RESET pin level drops too. A deactivation sequence starts if a card was active.

Then the AT83C24 resets if RESET pin stays low.

• If EVCC and VCC have the same value, then they should be connected:

The AT83C24 integrates an internal 3V regulator to feed its logic from the VCC supply. The bit powermon allows the user to select if the internal PFD monitors VCC or the internal regulated 3V. If the PFD monitors VCC (POWERMON bit=0), a deactivation is performed if VCC falls below VPFDP (see VPFDP value in the datasheet). Same deactivation is performed if the internal 3V falls below VPFDP and POWERMON bit = 1.

Downloaded from Elcodis.com electronic components distributor

Registers

Table 6. CONFIG0 (Config Byte 0)

	7	6	5	4	3	2	1	0			
	1	0	ATRERR	INSERT	ICARDERR	VCARDERR	VCARD1	VCARD0			
Nu	Bit umber	Bit Mnemonic	Description								
	7-6	1-0	These bits ca	These bits cannot be programmed and are read as 1-0.							
	5	ATRERR	This bit is set is received b This bit is cle	efore the over ared by hardv	rd clock counte flow of the car	er overflows (no d clock counte register is read e is 0.	r).				
	4	INSERT	filtered accor then INSERT It can be set	when a card ding to CDS[2 bit is set. by software fo ared by hardw	2-0]. After power	xtracted: a cha er up, if the leve e. register is read	el on CPRES	oin is 0,			
	3	ICARDERR	This bit is set software for t performed). This bit is cle by software.	Card Over Current Interrupt This bit is set when an over current is detected on CVCC. It can be set by software for test purpose (no card deactivation is performed, no IT is performed). This bit is cleared by hardware when this register is read. It cannot be clear by software.							
	2	VCARDERR	This bit is set by VCARD fi card. This bit is cle by software.	This bit is cleared by hardware when this register is read. It cannot be cleared							
	1-0	VCARD[1:0]	VCARD[1:0] VCARD[1:0] VCARD[1:0] VCARD[1:0] No card dead	= 00: 0V = 01: 1.8V (se = 10: 3V = 11: 5V writing to 1.8V writing to 0 st ctivation is per V. The microor voltage.	ops the DC/DO formed when	s the DC/DC if a	hanged betwe	en			





Table 7. CONFIG 1 (Config Byte 1)

7		6	5	4	3	2	1	0	
х	Α	RT S	SHUTDOWN	CARDDET	PULLUP	CDS2	CDS1	CDS0	
Bit Number	Bit Mnemoni	Desci	ription						
7	х	This b	oit should not	t be set.					
6	ART	Set th Clear in CA		e the CRST pi we the CRST	-	-	ivation sequer ne value progra		
5	SHUTDOW	Set th seque Clear	hutdown et this bit to reduce the power consumption. An automatic de-activation equence will be done. ear this bit to enable VCARD[1:0] selection. he reset value is 0.						
4	CARDDE	Set th inserte Clear inserte CONF	is bit to indic ed (CPRES this bit to inc ed (CPRES	is low). dicate the card is high).Chang f no card is ins	presence dete	tector is oper T will set INS	when no card when no card ERT bit (see		
3	PULLUP	Set th minim Clear when conne	ize the num this bit to dis the card det	ber of externa sable the inter ection contac (typically a 1	l components nal pull-up an t is on. Then a	d minimize th	. This allows t e power consu Il-up must be		
2-0	CDS[2:0]	CPRE CPRE CDS[CDS] CDS[CDS] CDS[CDS[CDS]	ES is detected 2-0] = 0: 0 si 2-0] = 1: 4 id [2-0] = 2: 8 id 2-0] = 3: 16 id 2-0] = 4: 32 id 2-0] = 5: 64 id 2-0] = 6: 128 2-0] = 7: 256 eset value is : When card is even if externa inserte If CDS[2	d by the mast d after: ample ⁽¹⁾ dentical sampl identical sampl identical samp identical samp identidentical s	es les (reset valu bles bles bles nples 0 and IT_ <u>SE</u> od PRES/IN OPPED. Thi troller and 3C24.	$\frac{E}{L} = 0, PRE$ $\overline{\Gamma} = 0 whens can be usrestart CLFCLK is stoppe$	S/INT = 1 w a card is in sed to wake when a o d, a card inso	rhen no nserted up the card is	

Table 8. CONFIG2 (Config Byte 2)

7		6	5	4	3	2	1	0
х		DCK2	DCK1	DCK0	Х	CKS2	CKS1	СКЗ
Bit Number	Bi Mnem	-	escription					
7	>	х т	his bit should no	ot be set.				
6-4	DCK	C(2:0) C C(2:0) C C C(2:0) C C C C T T T T	C/DC Clock pr C CLK is the DC C CLK is the DC C CLK is the DC C CK $= 0$: presca C CK $[2:0] = 1$: pr C CK $[2:0] = 2$: pr C CK $[2:0] = 3$: pr C CK $[2:0] = 3$: pr C CK $[2:0] = 4$: pr C CK $[2:0] = 5$: pr C CK $[2:0] = 5$: pr C CK $[2:0] = 6$: pr C CL $[2:0] = 7$: re C CL $[2:0] = 7$: re C CLK must be C CLK must be C CLK must be pro- the other values C CK has to be pr	C/DC clock. It is ler factor equal escaler factor e escaler factor e escaler factor e escaler factor e escaler factor e escaler factor e served s 1. as close as po grammed befo of CLK are no	the division of s 1 (CLK = 4 equals 2 (CLK equals 4 (CLK equals 6 (CLK equals 8 (CLK equals 10 (CL equals 10 (CL equals 12 (CL ssible to 4 MH ore starting the t allowed.	to 4.61MHz) $\zeta = 7 \text{ to } 9.25M$ $\zeta = 14 \text{ to } 18.5$ $\zeta = 21 \text{ to } 27.6$ $\zeta = 28 \text{ to } 34.8$ $\zeta = 35 \text{ to } 43$ $\zeta = 43.1 \text{ to } 43$ $\zeta = 43.1 \text{ to } 43$ $\zeta = 43.1 \text{ to } 43$	MHz) MHz) MHz) MHz) 8 MHz) cycle of 50%.	
3	>	х т	his bit should no	ot be set.				
2-0	СКS	(2:0) (2:0)(Card Clock prescaler factor CKS [2:0] = 0: $CCLK = CLK$ (then the maximum frequency on CLK is 24 CKS [2:0] = 1: $CCLK = DCCLK$ (DC/DC clock) CKS [2:0] = 2: $CCLK = DCCLK / 2CKS [2:0] = 3$: $CCLK = DCCLK / 4CKS [2:0] = 4$: $CCLK = A2CKS [2:0] = 5$: $CCLK = A2 / 2CKS [2:0] = 6$: $CCLK = CLK / 2CKS [2:0] = 7$: $CCLK = CLK / 4The reset value is 0.$					

Notes: 1. When this register is changed, a special logic insures no glitch occurs on the CCLK pin and actual configuration changes can be delayed by half a period to two periods of CCLK.

- CCLK must be stopped with CKSTOP bit before switching from CKS = (0, 1, 2, 3, 6, 7) to CKS = (4, 5) or vice versa.
- 3. When DCK = 0, only CKS=4 and CKS=5 are allowed.
- The user can't directly select A2 or A2/2 after a reset or when switching from CKS = (0, 1, 2, 3, 6, 7) to CKS = (4, 5). To select A2, the user should select A2/2 first and after A2. To select A2/2, the user should select A2 first and after A2/2.





Table 9. CONFIG3 (Config Byte 3)

	7		6		5	4	3	2	1	0	
	EAUT	0	VEXT	F1	VEXT0	ICCADJ	LP	x	x	X	
	Bit mber	_	Bit monic	Description							
EAUTO 7-5 VEXT1 VEXT0				EAU 0 0 0 1 if EV interr If EV inacti	TO VEXT1 V 0 1 1 X CC is supplie nal EVCC reg CC is switch	0 EVCC = 0 1EVCC = 2.3 0 EVCC = 1. 1 EVCC = 2 X EVCC volt ad from the ex gulator to decr ed off, and no rdware reset is	8V .7V age is the leve ternal EVCC ease the cons external EVC	el detected on bin, the user o sumption.	I/O input pin. can switch off	the	
4 ICCADJ			CADJ	This Set tl 20%, Ioad Clear	nis bit to dec see Electric is easier.	ne DC/DC sen rease the DC/ al Characteris ave a normal c	DC sensitivity tics). The star	(CI _{CC ovf} is in	creased by at		
3 LP			LP	Low-power Mode Set this bit to enable low-power mode during shutdown mode (pulsed mode activated). Clear this bit to disable low-power mode during shutdown mode. The activation reference is the following: • First select the Low-power mode by setting LP bit. • The activation of SHUTDOWN bit can then be done. This bit as no effect when SHUTDOWN bit is cleared. The reset value is 0.						ode	
	2 X			This bit should not be set.							
	1 X			This bit should not be set.							
	0		Х	This	bit should no	t be set.					

²⁴ AT83C24

Table 10. CONFIG4 (Config Byte 4)

7	6	5	4	3	2	1	0				
X	X	X	STEPREG	INT_PULLUP	POWERMON	IT_SEL	CRST_SEL				
Bit Number	Bit Mnemonic	Description									
7-5	X-X-X	These bits should	ese bits should not be set.								
4	STEPREG	Clear this bit to en Set this bit to pern CVCC). This bit must be so The reset value is	tep Regulator mode lear this bit to enable the automatic step-up converter (CVCC is stable even if VCC is not higher than CVCC) et this bit to permanently disable the step-up converter (CVCC is stable only if VCC is sufficiently higher than VCC). his bit must be set before activating the DC/DC converter if no external coil is present. he reset value is 0. his bit must always be set if no external coil is used								
3	INT_PULLUP	Clear this bit to de PRES/INT is an o	Internal pull-up Set this bit to activate the internal pull-up (connected internally to EVCC) on PRES/INT pin. Clear this bit to deactivate the internal pull-up. PRES/INT is an open drain output with a programmable internal pull up. The reset value is 0.								
2	POWERMON		onitor any glitch on	• • • •	ltage (DVCC) of the	AT83C24.					
1	IT_SEL	Interrupt Select Set this bit to disable INSERT and VCARD_INT interrupts. Then PRES/INT is pulled up when a and no error is detected. Clear this bit to have all the interrupt sources enabled and active Low. IT_SEL must be set to enable a hardware activation with CMDVCC. The reset value is 0.									
0 CRST_SEL Card Reset Selection 0 CRST_SEL Set this bit to have the CRST pin driven by hardware through the A1 Clear this bit to have the CRST pin driven by software through the C CRST_SEL CRST_SEL must be set when CMDVCC is used (hardware active The reset value is 0.					rough the CARDRS	•	ctivation).				





Table 11. INTERFACE (Interface Byte)

7	6	5	4	3	2	1	0
0	IODIS	CKSTOP	CARDRST	CARDC8	CARDC4	CARDCK	CARDIO
Bit Number	Bit Mnemonic	Description					
7	0	This bit should not	t be set.				
6	IODIS	I/O, C4, C8 in Hi- another AT83C24 power-down mode	e the CIO, CC4, CC -Z. This can be use interface, while CI es). ve the I/O/CIO, C4, ds.	d to have the I/O, O, CC4 and CC8 a	and C4 and C8 pins are driven by softwa	s of the host comm are (or if the card is	unicating with in standby or
5	CKSTOP	mode (GSM) or to Clear this bit to ha Note: 1. Wh and CC	CCLK according to drive CCLK by sof we CCLK running a en this bit is char actual configura LK. STOP must be se	tware. according to CKS. 1 nged a special lo ation changes ca	This can be used to bgic ensures that an be delayed by	activate asynchror no glitch occurs y half a period t	ous cards. on the CCLK pin o two periods of
4	CARDRST		r a reset sequence ive a low level on th 0.	-	bit value.		
3	CARDC8	an input (read in S	ive a low level on th				ne pin can then be
2	CARDC4	an input (read in S	ive a low level on th				ne pin can then be
1	CARDCK		a high level on the (ive a low level on th 0.	• •	g to CKSTOP bit va	alue).	
0	CARDIO	an input (read in S	ive a low level on th				e pin can then be

²⁶ AT83C24

Table 12. STATUS (Status Byte)

	7		6	5	4	3	2	1	0				
	CC8		CC4	CARDIN	VCARDOK	x	VCARD_INT	CRST	CIO				
Bit N	lumber	Bi	t Mnemonic	Descriptio	n								
	7	CC8			Card CC8 This bit provides the actual level on the CC8 pin when read. The reset value is 0.								
	6		CC4	-	Card CC4 This bit provides the actual level on the CC4 pin when read. The reset value is 0.								
	5		CARDIN	This bit is s	Card Presence Status This bit is set when a card is detected. It is cleared otherwise.								
	4	VCARD_OK		This bit is s voltage ran It is cleared	Card Voltage Status This bit is set by the DCDC when the output voltage remains within the voltage range specified by VCARD[1:0] bits. It is cleared otherwise. The reset value is 0.								
	3		Х	This bit should not be set.									
2		VCARD_INT CRST CIO		This bit is s This bit is c	Card voltage interrupt This bit is set when VCARD_OK bit is set. This bit is cleared when read by the microcontroller. The reset value is 0.								
				-	Card RST This bit provides the actual level on the CRST pin when read. The reset value is 0.								
				-	Card I/O This bit provides the actual level on the CIO pin when read. The reset value is 0.								

Table 13. TIMER 1 (Timer MSB)

	7	6		5	4	3	2	1	0
	Bit 1	5 Bit	14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
N	Bit umber	Bit Mnemonic	Des	cription					
	7 - 0	Bits 15 - 8	Time	er MSB (bits 1	5 to 8)				

Reset value = 0x0000001





Table 14. TIMER 0 (Timer LSB)

	7		6		5	4	3	2	1	0
	Bit 7	7	Bit 6	6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
N	Bit umber		lit nonic	Des	cription					
	7 - 0	bits	7 - 0	Time	er LSB (bits 7t	to 0)				

Reset value = 0x10010000

Table 15. CAPTURE 1 (Capture MSB)

	7		6		5	4	3	2	1	0
	bit 15		bit 14		bit 13	bit 12	bit 11	bit 10	bit 9	bit 8
Nu	Bit Bit Number Mnemonic			Des	cription					
	7 - 0 bits 15 - 8 See "software activation with ART = 1", page 15.									

Reset value = 0x0000000

Table 16. CAPTURE 0 (Capture LSB)

	7		6	5	4	3	2	1	0
	bit 7	7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
	Bit ımber	Bit Mnemo	nic De	scription					
7 - 0 bits 7 - 0 See "software activation with ART = 1", page 15.									

Reset value = 0x0000000

²⁸ **AT83C24**

Electrical Characteristics

Absolute Maximum Ratings

Ambient Temperature Under Bias:40°C to 85°C
Storage Temperature:65°C to +150°C
Voltage on VCC: $V_{\rm SS}$ -0.5V to +6.0V
Voltage on SCIB pins (***): CVSS -0.5V to CVCC + 0.5V
Voltage on host interface pins:VSS -0.5V to EVCC + 0.5V
Voltage on other pins:VSS -0.5V to VCC + 0.5V
Power Dissipation:1.5W
Thermal resistor of QFN pack- age(**)35 ℃/W
Thermal resistor of SO package48 °C/W

*NOTICE: Stresses at or above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability. Power Dissipation value is based on the maximum allowable die temperature and the thermal resistance of the package.

(**) Exposed die attached pad must be soldered to ground
 Thermal resistor are measured on multilayer PCB with 0 m/s air flow.
 (***) including shortages between any groups of smart card pins.

AC/DC ParametersEVCC connected to host power supply: from 1.6V to 5.5V. $T_A = -40^{\circ}C$ to $+85^{\circ}C$; $V_{SS} = 0V$; $V_{CC} = 3V$ to 5.5V.CLASS A card supplied with CVCC = 4.75 to 5.25V for AT83C24NDSCLASS A card supplied with CVCC = 4.6 to 5.25V for AT83C24BCLASS B card supplied with CVCC = 2.8V to 3.2VCLASS C card supplied with CVCC = 1.68V to 1.92V

Table 17. Core (VCC)

Symbol	Parameter	Min	Тур	Мах	Unit	Test Conditions
V _{PFDP}	Power fail high level threshold	2.4	2.5	2.6	V	
V _{PFDM}	Power fail low level threshold	2.25	2.35	2.45	V	
t _{rise,} t _{fall}	V_{DD} rise and fall time	1 µs		600s		Not tested.

Table 18. Host Interface (I/O, C4, C8, CLK, A2, A1, A0, CMDVCC, PRES/INT)

Symbol	Parameter	Min	Тур	Мах	Unit	Test Conditions
V _{IL}	Input Low-voltage	-0.5		0.3 x EVCC 0.25 x EVCC	V	EVCC from 2.7V to VCC EVCC from 1.6 to 2.7V
V _{IH}	Input High Voltage	0.7 x EVCC		EVCC + 0.5	V	EAUTO=0 EAUTO=1 EVCC from 1.6V to VCC





Table 10	Lloot Interface (1/		B, CLK, A2, A1, A0,		(Continued)
Table To.	nosi interiace (i/	J. U4. U0). ULN. AZ. AT. AU.	PRES/INI)	(Continued)
		-,,	, , , , , ,	 	(

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
V _{OL}	Output Low-voltage (I/O, C4, C8, PRES/INT)			0.05 0.4	V V	I _{OL} = -100 μA I _{OL =} -1.2 mA
V _{OH}	Output High Voltage (C4, C8, PRES/ INT) V _{OH} on I/O depends on external pull up value	0.8 x EVCC		EVCC	V	EVCC from 1.6V to VCC I _{OH} = 100 μA
EI _{CC}	Extra Supply Current			+3	mA	C _L = 100 nF
R _{PRES/INT}	PRES/INT weak pull-up output current	300	330	360	κΩ	Short to VSS INT_PULLUP = 0: Internal pull-up active.
EVCC	EVCC pin not connected to a power supply	Vpeak - 10 mV	Vpeak	Vpeak + 25 mV	V	$C_L = 100 \text{ nF}, \text{ Elcc} = +3 \text{ mA}$ Vpeak on I/O from 1.6V to VCC EAUTO = 1: min duration 1 μ s, min frequency 0.1Hz, spikes <50ns are filtered.
EVCC	EVCC pin connected to a power supply	Vpeak - 200mV				EAUTO = 1
CLK	Clock signal for AT83C24	4		48	MHz	If DCK[2:0] =0 (CLK=4MHz to 4.61MHz), a duty cycle of 50% is needed.
CLK	Clock signal for AT83C24NDS	18		48	MHz	no constrainst on duty cycle

Table 19. Host Interface (SCL, SDA, RESET)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
V _{IL}	Input Low-voltage	-0.5		1.9 0.3 x VCC	v	VCC > 4.5V VCC <= 4.5V
V _{IH}	Input High Voltage	3 0.7 x VCC		VCC + 0.5	v	VCC > 4.5V VCC <= 4.5V
V _{OL}	Output Low-voltage			0.4	V	I _{OL} = -3 mA
V _{HIST}	Input trigger hysteresis	0.1 x VCC				

Table 20. Smart Card Class A

Symbol	Parameter	Min	Тур	Мах	Unit	Test Conditions
CI _{CC}	Card Supply Current Capability	65 65			mA	VCC=3V to 5.5V, STEPREG=0 VCC > 5.35V, STEPREG = 1
CI _{CC} _ovf	Card Supply Current Overflow: ICCADJ = 0 (reset value) ICCADJ = 1	66 66	120 130	130 150	mA	VCC from 3 to 5.5V

Table 20. Smart Card Class A

Symbol	Parameter	Min	Тур	Мах	Unit	Test Conditions
	Ripple on CVCC		60 150	200 350	mV	$\label{eq:constraint} \begin{array}{l} 0 < lcard < 60mA \ C_L = 10 \mu F \\ for \ AT83C24B \\ 0 < lcard < 65mA \ C_L = 3.3 \mu F \\ for \ AT83C24NDS \end{array}$
	Spikes on CVCC	4.6		5.3	V	Max. charge 40 nA.s Max. duration 400 ns Max. lcard variation 200 mA
Vcardok up	Vcardok high level threshold	4.8	4.9		V	
Vcardok down	Vcardok low level threshold	4.6 4.75	4.8 4.8		v	AT83C24B AT83C24NDS
T _{VHL}	CVCC valid to 0		180 500	250 750	μs	$\begin{aligned} &\text{Icard} = 0, \text{ VCC} > \text{V}_{\text{PFDP}} \\ &\text{C}_{\text{L}} = 3.3 \ \mu\text{F} \ \text{Icard} = 0 \\ &\text{C}_{\text{L}} = 10 \ \mu\text{F} \ \text{Icard} = 0 \\ &\text{(see note 1)} \end{aligned}$
T _{VLH}	CVCC 0 to Valid		180 110 240 170	250 250 300 250	μs	$VCC = 3V, C_{L} = 3.3\mu F$ lcard = 65mA lcard = 0mA $VCC = 3V, C_{L} = 10\mu F$ lcard = 65mA lcard = 0mA

Notes: 1. Capacitor: X/R type or X5R type, max ESR value is $30m\Omega$ (100kHz-100MHz), Replacing 3.3μ F by 2.2μ F in parrallel with 1μ F is better for ESR and noise reduction.

Table 21. Smart Card Class B

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
CI _{CC}	Card Supply Current Capability	65 65			mA	VCC=3V to 5.5V, STEPREG=0 VCC > 5.35V, STEPREG = 1
CI _{CC} _ovf	Card Supply Current Overflow: ICCADJ = 0 (reset value) ICCADJ = 1	66 66	130 140	140 150	mA	VCC from 3.0 to 5.5V
	Ripple on CVCC		60	200 350	mV	$\begin{array}{l} 0 < \text{lcard} < 65\text{mA C}_{\text{L}} = 10\mu\text{F} \\ 0 < \text{lcard} < 65\text{mA C}_{\text{L}} = 3.3\mu\text{F} \end{array}$
	Spikes on CVCC	2.76		3.24	v	Maxi. charge 40 nA.s Max. duration 400 ns Max. variation Icard 200mA
Vcardok up	Vcardok high level threshold	2.8	3		V	
Vcardok down	Vcardok low level threshold	2.76	2.9		V	
T _{VHL}	CVCC valid to 0		130 400	250 500	μs	lcard = 0, VCC > V_{PFDP} $C_L = 3.3 \mu\text{F} \text{ lcard} = 0$ (see note 1) $C_L = 10 \mu\text{F} \text{ lcard} = 0$





Table 21. Smart Card Class B

Symbol	Parameter	Min	Тур	Мах	Unit	Test Conditions
						VCC = 3V, C _L = 3.3µF
			140	250		Icard = 65mA
			110	250		Icard = 0mA
T_{VLH}	CVCC 0 to Valid				μs	
						$VCC = 3V, C_{L} = 10\mu F$
			130	250		Icard = 60mA
			100	250		Icard = 0mA
Notes: 1	Canacitor: X/B type or X5B type may E	SR value is 30r			1	

Notes: 1. Capacitor: X/R type or X5R type, max ESR value is 30mΩ (100kHz-100MHz), Replacing 3.3µF by 2.2µF in parrallel with 1µF is better for ESR and noise reduction.

Table 22. Smart Card Class C

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
CI _{CC}	Card Supply Current Capability	40			mA	VCC = 3V
Cl _{CC} _ovf	Card Supply Current Overflow: ICCADJ = 0 (reset value) ICCADJ = 1		45		mA	
	Spikes on CVCC	1.68		1.92	V	
Vcardok up	Vcardok high level threshold	1.75	1.8		V	
Vcardok down	Vcardok low level threshold	1.7	1.75		V	
T _{VHL}	CVCC valid to 0		180	300	μs	lcard = 0, $C_L = 10 \mu F^{(1)}$ CVCC = 1.8V to 0.4V
T _{VLH}	CVCC 0 to valid		200 100 50 60	300 150 80 100	μs	lcard = 40mA, $C_L = 10 \ \mu F$ lcard = 0, $C_L = 10 \ \mu F^{(1)}$ lcard = 40mA, $C_L = 3.3 \ \mu F$ lcard = 0, $C_L = 3.3 \ \mu F^{(1)}$ CVCC = 0.4 to VCARDOR

Notes: 1. Capacitor: X7R type or X5R type, max ESR value is $30m\Omega$ (100kHz-100MHz), Replacing 3.3μ F by 2.2μ F in parrallel with 1μ F is better for ESR and noise reduction.

 Table 23.
 Smart Card Clock (CCLK pin)

Symbol	Parameter	Min	Тур	Мах	Unit	Test Conditions
V _{OL}	Output Low-voltage	0		0.4	V	I _{OL} = -200 μA CLASS A&B&C
V _{OH}	Output High Voltage	CVCC - 0.45 0.7CVCC		cvcc cvcc	v	I _{OH} = +200 μA CLASS A&B CLASS C
I _{OS}	Short Circuit Current	-30		30	mA	Short to GND or CVCC
t _R t _F	Rise and Fall time			16 22.5 50	ns	$C_{L} = 30 \text{ pF CLASS A}$ $C_{L} = 30 \text{ pF CLASS B}$ $C_{L} = 30 \text{ pF CLASS C}$ measurement between 10% and 90% of CVCC

Table 23. Smart Card Clock (CCLK pin) (Continued)

Symbol	Parameter	Min	Тур	Мах	Unit	Test Conditions
	Rise and Fall Slew rate	0.2 0.12			V/ns	CLASS A CCLK from 0.5 to 4.2V CLASS B CCLK from 0.5 to 0.85 x CVCC
	Low level voltage stability (taking into account PCB design)	-0.25		0.5	V	CLASS A&B&C
	High level voltage stability (taking into account PCB design)	4.2 2.35 CVCC-0.4		CVCC+0.25 CVCC+0.25 CVCC+0.25	V	CVCC = CLASS A CVCC = CLASS B CLASS C
CCLK	Smart card clock frequency			24	MHz	C _L = 30pF, CLK=48MHz

Table 24. Smart Card I/O (CIO, CC4, CC8 pins)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
V _{IL}	Input Low-voltage	-0.3V		0.8	V	I _{IL} = 500 μA
I	Input Low Current			700	μA	CVCC = CLASS A&B&C
V _{IH}	Input High Voltage	0.6 × CVCC 0.7 × CVCC		CVCC CVCC	V	CVCC = CLASS A CVCC = CLASS B & C
I _{IH}	Input High Current	-20		+20	μA	
V _{OL}	Output Low-voltage	0		0.45 0.3 0.3	V	$I_{OL} = -1 \text{ mA CLASS A}$ $I_{OL} = -1 \text{ mA CLASS B}$ $I_{OL} = -1 \text{ mA CLASS C}$
V _{OH}	Output High Voltage	0.75 x CVCC 0.9 x CVCC		cvcc cvcc	V	$I_{OH} = 40 \ \mu A \ CLASS$ A&B&C $I_{OH} = 0\mu A, \ CLASS \ A&B$
I _{os}	Output Short Circuit Current	-15		+15	mA	Short to GND or CVCC
	Low level voltage stability (taking into account PCB design)	-0.25 -0.25 -0.25		0.6 0.4 0.4	V	CLASS A CLASS B CLASS C
	High level voltage stability (taking into account PCB design)	CVCC-0.5		CVCC+0.25	V	CVCC = CLASS A&B&C
t _R t _F	Output rise and fall time			0.1	μs	C _L = 65 pF CLASS A: measurement between 0.6V and 70% of CVCC CLASS B & C: measurement between 0.4V and 70% of CVCC
t _R t _F	Input rise and fall time			1	μs	C _L = 65 pF





Table 25. Smart Card RST (CRST pin)

Symbol	Parameter	Min	Тур	Мах	Unit	Test Conditions
V _{OL}	Output Low-voltage	0 0		0.12 x CVCC 0.4 0.2	V	$I_{OL} = -20 \ \mu A \ CLASS$ $A\&B\&C$ $I_{OL} = -200 \ \mu A \ CLASS \ A$ $I_{OL} = -200 \ \mu A \ CLASS$ $B\&C$
V _{OH}	Output High Voltage	0.9*CVCC		CVCC	V	I _{OH} = 200 μA CLASS A&B&C
I _{OS}	Output High Current	-15		+15	mA	Short to GND or CVCC
t _R t _F	Rise and Fall time			0.1	μs	C _L = 30pF measurement between 10% and 90% of CVCC
	Low level voltage stability (taking into account PCB design)	-0.25		0.50V 0.30V 0.30V	V	CLASS A CLASS B CLASS C
	High level voltage stability (taking into account PCB design)	4.2 2.35 CVCC-0.4		CVCC+0.25	V	CLASS A CLASS B CLASS C

Table 26. Card Presence

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
R _{CPRES}	CPRES weak pull-up output current	300	330	360	κΩ	Short to VSS PULLUP = 1: Internal pull-up active

Table 27. TWI (SDA, SCL pins)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
t _{SU;DAT}	Data set-up time	20	10		ns	Not tested
t _{HD;DAT}	Data hold time	10	0		ns	Not tested
t _{fDA}	Fall time on SDA signal			50	ns	Not tested

Typical Application




Figure 1. Typical Standard Mode Application Diagram for 3 AT83C24B (up to 8 AT83C24B if needed)

Note: 1. The external resistor on I/O can be removed if the host pin has an internal resistor.



Typical NDS Application




Figure 2. Typical NDS Standard Mode Application Diagram for 1 AT83C24NDS.

Note: 1. The external resistor on I/O can be removed if the host pin has an internal resistor.

- 2. The internal pull up on PRES/INT is disabled during reset (recommended external 20kOhms pull up).
- 3. Refer to application note for AT83C24NDS software configuration.

36

Ordering Information

Part Number	Supply Voltage	Temperature Range	Package	Packing
AT83C24B-PRTIL ⁽²⁾	3V to 5.5V	Industrial	QFN28	Tray
AT83C24B-PRRIL ⁽²⁾	3V to 5.5V	Industrial	QFN28	Tape&Reel
AT83C24B-PRTIM ⁽²⁾	4.00V to 5.5V	Industrial	QFN28	Tray
AT83C24B-PRRIM ⁽²⁾	4.00V to 5.5V	Industrial	QFN28	Tape&Reel
AT83C24B-TISIL	3V to 5.5V	Industrial	SO28	Stick
AT83C24B-TIRIL	3V to 5.5V	Industrial	SO28	Tape&Reel
AT83C24B-TISIM	4.00V to 5.5V	Industrial	SO28	Stick
AT83C24B-TIRIM	4.00V to 5.5V	Industrial	SO28	Tape&Reel
		Industrial		Trav
AT83C24NDS-PRTIL (1)(2)	3V to 5.5V	Industrial	QFN28	Tray
AT83C24NDS-PRRIL (1)(2)	3V to 5.5V	Industrial	QFN28	Tape&Reel
AT83C24NDS-PRTIM (1)(2)	4.00V to 5.5V	Industrial	QFN28	Tray
AT83C24NDS-PRRIM (1)(2)	4.00V to 5.5V	Industrial	QFN28	Tape&Reel
AT83C24NDS-TISIL ⁽¹⁾	3V to 5.5V	Industrial	SO28	Stick
AT83C24NDS-TIRIL ⁽¹⁾	3V to 5.5V	Industrial	SO28	Tape&Reel
AT83C24NDS-TISIM (1)	4.00V to 5.5V	Industrial	SO28	Stick
AT83C24NDS-TIRIM (1)	4.00V to 5.5V	Industrial	SO28	Tape&Reel
AT83C24B-PRTUL ⁽²⁾	3V to 5.5V	Industrial & Green	QFN28	Tray
AT83C24B-PRRUL ⁽²⁾	3V to 5.5V	Industrial & Green	QFN28	Tape&Reel
AT83C24B-PRTUM ⁽²⁾	4.00V to 5.5V	Industrial & Green	QFN28	Tray
AT83C24B-PRRUM ⁽²⁾	4.00V to 5.5V	Industrial & Green	QFN28	Tape&Reel
AT83C24B-TISUL	3V to 5.5V	Industrial & Green	SO28	Stick
AT83C24B-TIRUL	3V to 5.5V	Industrial & Green	SO28	Tape&Reel
AT83C24B-TISUM	4.00V to 5.5V	Industrial & Green	SO28	Stick
AT83C24B-TIRUM	4.00V to 5.5V	Industrial & Green	SO28	Tape&Reel
AT83C24NDS-PRTUL ⁽¹⁾⁽²⁾	3V to 5.5V	Industrial & Green	QFN28	Tray
AT83C24NDS-PRTUL (1)(2)				-
	3V to 5.5V	Industrial & Green	QFN28	Tape&Reel
AT83C24NDS-PRTUM ⁽¹⁾⁽²⁾	4.00V to 5.5V	Industrial & Green	QFN28	Tray
AT83C24NDS-PRRUM (1)(2)	4.00V to 5.5V	Industrial & Green	QFN28	Tape&Reel



4234G-SCR-01/07




	Part Number	Supply Voltage	Temperature Range	Package	Packing
AT8	33C24NDS-TISUL ⁽¹⁾	3V to 5.5V	Industrial & Green	SO28	Stick
AT8	33C24NDS-TIRUL ⁽¹⁾	3V to 5.5V	Industrial & Green	SO28	Tape&Reel
AT8	33C24NDS-TISUM ⁽¹⁾	4.00V to 5.5V	Industrial & Green	SO28	Stick
AT8	3C24NDS-TIRUM ⁽¹⁾	4.00V to 5.5V	Industrial & Green	SO28	Tape&Reel


Note: 1. Enhanced AC/DC parameters, see first page for differences between AT83C24 and AT83C24NDS.

2. Refer to index mark for proper placement.

Package Drawings


QFN28





BOTTOM VIEW





	М	М	I NCH		
A	2, 35	2, 65	. 093	.104	
A1	0.10	0.30	. 004	. 012	
В	0,35	0.49	. 014	, 019	
С	0, 23	0.32	. 009	.013	
D	17,70	18.10	, 697	, 713	
E	7.40	7.60	. 291	. 299	
e	1.27	BSC	.050	BSC	
Н	10.00	10.65	. 394	, 419	
h	0, 25	0.75	.010	, 029	
L	0,40	1.27	.016	. 050	
N	28		28		
۵	0°		8°		

Datasheet Change Log

Changes from 4234A-05/03 to 4234B-02/04	1. 2. 3. 4. 5. 6.	Addition of CRST, CIO, CCLK controllers descriptions, page 10. Update of Hardware\Software activation description, page 14. Suppression of low voltage regulator mode for power down modes, page 19. Modification of clock values in CONFIG2 regsiter, page 22. Addition of a point on QFN pinout view, page2. Update of electrical characteristics, page 29.
Changes from	1.	Addition of references in ordering information
4234B-02/04 to	2.	Update of EVCC description
4234C - 04/04	3.	Update of CARDDET bit and INSERT bit description
Changes from	1.	Update for Rev 4 silicon version (index 4 on component).
4234C-04/04 to	2.	Software workaround for A2 or A2/2 selection in CKS register.
4234D - 07/04	3.	Max speed on IO/CIO transfer
	4.	New conditions for hardware activation (see IT_SEL).
	5.	SO28 drawing package (error with SO32).
	6.	Adjusted electrical parameters for NDS compliance, pages 28, 29, 30.
Changes from	1.	QFN28 new package drawing.
4234D-04/04 to 4234E - 09/04	2.	Clock input parameters for AT83C24 and AT83C24NDS.
Changes from 4234E - 09/04 to 4234F - 10/05	1.	Updated green product ordering information.
Changes from	1.	Addition of Warm reset description.
4234F - 10/05 to	2.	Update of AT83C24 for AT83C24B and AT83C24NDS.
4234G - 12/05	۲.	





Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/

High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNTIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically providedotherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel'sAtmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© Atmel Corporation 2007. All rights reserved. Atmel[®], logo and combinations thereof, are registered trademarks, and Everywhere You Are[®] are the trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

