



Low Distortion, High Speed Rail-to-Rail Input/Output Amplifier

Known Good Die

AD8028-KGD-CHIP

FEATURES

High speed

190 MHz, -3 dB bandwidth (G = +1)

100 V/ μ s slew rate

Low distortion

120 dBc @ 1 MHz SFDR

80 dBc @ 5 MHz SFDR

Selectable input crossover threshold

Low noise

4.3 nV/ $\sqrt{\text{Hz}}$

1.6 pA/ $\sqrt{\text{Hz}}$

Low offset voltage: 900 μ V max

Low power: 6.5 mA/amplifier supply current

Disable mode

Wide supply range: 2.7 V to 12 V

Known good die (KGD): these die are fully guaranteed to data sheet specifications

APPLICATIONS

Filters

ADC drivers

Level shifting

Buffering

Professional video

Low voltage instrumentation

GENERAL DESCRIPTION

The **AD8028-KGD-CHIP**¹ is a high speed amplifier with rail-to-rail input and output that operates on low supply voltages and is optimized for high performance and wide dynamic signal range. The **AD8028-KGD-CHIP** has low noise (4.3 nV/ $\sqrt{\text{Hz}}$, 1.6 pA/ $\sqrt{\text{Hz}}$) and low distortion (120 dBc at 1 MHz). In applications that use a fraction of or the entire input dynamic range and require low distortion, the **AD8028-KGD-CHIP** is an ideal choice.

Many rail-to-rail input amplifiers have an input stage that switches from one differential pair to another as the input signal crosses a threshold voltage, which causes distortion. The **AD8028-KGD-CHIP** has a unique feature that allows the user to select the input crossover threshold voltage through the SELECT pin. This feature controls the voltage at which the complementary transistor input pairs switch. The **AD8028-KGD-CHIP** also has intrinsically low crossover distortion. With its wide supply voltage range (2.7 V to 12 V) and wide bandwidth (190 MHz), the **AD8028-KGD-CHIP** amplifier is designed to work in a variety of applications where speed and performance are needed on low supply voltages. The **AD8028-KGD-CHIP** has a disable mode that is controlled via the SELECT pin.

The **AD8028-KGD-CHIP** is rated to work over the industrial temperature range of -40°C to +125°C.

Additional application and technical information can be found in the **AD8028** data sheet.

¹Protected by U.S. patent numbers 6,486,737B1; 6,518,842B1

Rev. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

Document Feedback

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2012 Analog Devices, Inc. All rights reserved.
Technical Support www.analog.com

TABLE OF CONTENTS

Features	1	ESD Caution.....	6
Applications.....	1	Pad Configuration and Function Descriptions	7
General Description	1	Outline Dimensions	8
Revision History	2	Die Specifications and Assembly Recommendations.....	8
Specifications.....	3	Ordering Guide.....	8
Absolute Maximum Ratings.....	6		

REVISION HISTORY

11/12—Rev. A to Rev. B

Changed AD8028-KGD-CHIPS to AD8028-KGD-CHIP.....	Universal
Changes to Table 1	3
Changes to Table 2	4
Changes to Table 3	5

9/12—Rev. 0 to Rev. A

Changes to Table 1	3
Changes to Table 2.....	4
Changes to Table 3.....	5
Updated Outline Dimensions	8
Changes to Ordering Guide	8

7/12—Revision 0: Initial Version

SPECIFICATIONS

$V_S = \pm 5$ V at $T_A = 25^\circ\text{C}$, $R_L = 1 \text{ k}\Omega$ to midsupply, $G = 1$, unless otherwise noted.

Table 1.

Parameter	Test Conditions/Comments	Min	Typ	Max	Status ¹	Unit
DYNAMIC PERFORMANCE						
–3 dB Bandwidth	$G = 1, V_{OUT} = 0.2 \text{ V p-p}$ $G = 1, V_{OUT} = 2 \text{ V p-p}$	138 20	190 32		GBD GBD	MHz MHz
Bandwidth for 0.1 dB Flatness	$G = 2, V_{OUT} = 0.2 \text{ V p-p}$		16			MHz
Slew Rate	$G = +1, V_{OUT} = 2 \text{ V step}/G = -1, V_{OUT} = 2 \text{ V step}$		90/100			V/ μs
Settling Time to 0.1%	$G = 2, V_{OUT} = 2 \text{ V step}$		35			ns
NOISE/DISTORTION PERFORMANCE						
Spurious-Free Dynamic Range (SFDR)	$f_C = 1 \text{ MHz}, V_{OUT} = 2 \text{ V p-p}, RF = 24.9 \Omega$ $f_C = 5 \text{ MHz}, V_{OUT} = 2 \text{ V p-p}, RF = 24.9 \Omega$		120 80			dBc dBc
Input Voltage Noise	$f = 100 \text{ kHz}$		4.3			nV/ $\sqrt{\text{Hz}}$
Input Current Noise	$f = 100 \text{ kHz}$		1.6			pA/ $\sqrt{\text{Hz}}$
Differential Gain Error	NTSC, $G = 2, R_L = 150 \Omega$		0.1			%
Differential Phase Error	NTSC, $G = 2, R_L = 150 \Omega$		0.2			Degrees
Crosstalk, Output to Output	$G = 1, R_L = 100 \Omega, V_{OUT} = 2 \text{ V p-p}, V_S = \pm 5 \text{ V at } 1 \text{ MHz}$		–93			dB
DC PERFORMANCE						
Input Offset Voltage	SELECT = three-state or open, PNP active	200				μV
	SELECT = high NPN active	240				μV
Input Offset Voltage Drift	$T_{MIN} \text{ to } T_{MAX}$	1.50				$\mu\text{V}/^\circ\text{C}$
Input Bias Current	$V_{CM} = 0 \text{ V}, \text{NPN active}$	4	6		Tested	μA
	$T_{MIN} \text{ to } T_{MAX}$	4				μA
	$V_{CM} = 0 \text{ V}, \text{PNP active}$	–8	–11		Tested	μA
	$T_{MIN} \text{ to } T_{MAX}$	–8				μA
Input Offset Current		±0.1	±0.9		Tested	μA
Open-Loop Gain	$V_{OUT} = \pm 2.5 \text{ V}$	110				dB
INPUT CHARACTERISTICS						
Input Impedance		6				$\text{M}\Omega$
Input Capacitance		2				pF
Input Common-Mode Voltage Range		–5.2 to 5.2				V
Common-Mode Rejection Ratio	$V_{CM} = \pm 2.5 \text{ V}$	110				dB
SELECT PIN						
Crossover Low, Selection Input Voltage	Three-state < ±20 μA		–3.3 to +5			V
Crossover High, Selection Input Voltage			–3.9 to –3.3			V
Disable Input Voltage			–5 to –3.9			V
Disable Switching Speed	50% of input to <10% of final V_{OUT}		980			ns
Enable Switching Speed			45			ns
OUTPUT CHARACTERISTICS						
Output Overdrive Recovery Time (Rising/Falling Edge)	$V_{IN} = +6 \text{ V to } –6 \text{ V}, G = –1$		40/45			ns
Output Voltage Swing		– $V_S + 0.20$	+ $V_S – 0.06$, – $V_S + 0.06$	+ V_S	Tested	V
Short-Circuit Output	Sinking and Sourcing		120			mA
Off Isolation	$V_{IN} = 0.2 \text{ V p-p}, f = 1 \text{ MHz}, \text{SELECT} = \text{low}$		–49			dB
Capacitive Load Drive	30% overshoot		20			pF
POWER SUPPLY						
Operating Range		2.7		12		V
Quiescent Current/Amplifier			6.5	8.5	Tested	mA
Quiescent Current (Disabled)	SELECT = low					
+ V_S			0.8	3	Tested	mA
– V_S		–0.9	–0.6		Tested	mA
Power Supply Rejection Ratio	$V_S \pm 1 \text{ V}$		110			dB

¹ GBD is guaranteed by design.

$V_S = 5 \text{ V}$ at $T_A = 25^\circ\text{C}$, $R_L = 1 \text{ k}\Omega$ to midsupply, unless otherwise noted.

Table 2.

Parameter	Test Conditions/Comments	Min	Typ	Max	Status ¹	Unit
DYNAMIC PERFORMANCE						
–3 dB Bandwidth	$G = 1, V_{OUT} = 0.2 \text{ V p-p}$	131	185		GBD	MHz
	$G = 1, V_{OUT} = 2 \text{ V p-p}$	18	28		GBD	MHz
Bandwidth for 0.1 dB Flatness	$G = 2, V_{OUT} = 0.2 \text{ V p-p}$		12			MHz
Slew Rate	$G = +1, V_{OUT} = 2 \text{ V step}/G = -1, V_{OUT} = 2 \text{ V step}$		85/100			$\text{V}/\mu\text{s}$
Settling Time to 0.1%	$G = 2, V_{OUT} = 2 \text{ V step}$		40			ns
NOISE/DISTORTION PERFORMANCE						
Spurious-Free Dynamic Range (SFDR)	$f_C = 1 \text{ MHz}, V_{OUT} = 2 \text{ V p-p}, RF = 24.9 \Omega$ $f_C = 5 \text{ MHz}, V_{OUT} = 2 \text{ V p-p}, RF = 24.9 \Omega$		90			dBc
Input Voltage Noise	$f = 100 \text{ kHz}$		64			dBc
Input Current Noise	$f = 100 \text{ kHz}$		4.3			$\text{nV}/\sqrt{\text{Hz}}$
Differential Gain Error	NTSC, $G = 2, R_L = 150 \Omega$		1.6			$\text{pA}/\sqrt{\text{Hz}}$
Differential Phase Error	NTSC, $G = 2, R_L = 150 \Omega$		0.1			%
Crosstalk, Output to Output	$G = 1, R_L = 100 \Omega, V_{OUT} = 2 \text{ V p-p}, V_S = \pm 5 \text{ V} @ 1 \text{ MHz}$		0.2			Degrees
			–92			dB
DC PERFORMANCE						
Input Offset Voltage	SELECT = three-state or open, PNP active		200	800	Tested	μV
	SELECT = high NPN active		240	900	Tested	μV
Input Offset Voltage Drift	$T_{MIN} \text{ to } T_{MAX}$		2			$\mu\text{V}/^\circ\text{C}$
Input Bias Current	$V_{CM} = 2.5 \text{ V}, \text{NPN active}$		4			μA
	$T_{MIN} \text{ to } T_{MAX}$		4			μA
	$V_{CM} = 2.5 \text{ V}, \text{PNP active}$		–8			μA
	$T_{MIN} \text{ to } T_{MAX}$		–8			μA
Input Offset Current			±0.1			μA
Open-Loop Gain	$V_{OUT} = 1 \text{ V to } 4 \text{ V}$		105			dB
INPUT CHARACTERISTICS						
Input Impedance			6			$\text{M}\Omega$
Input Capacitance			2			pF
Input Common-Mode Voltage Range			–0.2 to +5.2			V
Common-Mode Rejection Ratio	$V_{CM} = 0 \text{ V to } 2.5 \text{ V}$		105			dB
SELECT PIN						
Crossover Low, Selection Input Voltage	Three-state < ±20 μA		1.7 to 5			V
Crossover High, Selection Input Voltage			1.1 to 1.7			V
Disable Input Voltage			0 to 1.1			V
Disable Switching Speed	50% of input to <10% of final V_{OUT}		1100			ns
Enable Switching Speed			50			ns
OUTPUT CHARACTERISTICS						
Overdrive Recovery Time (Rising/Falling Edge)	$V_{IN} = -1 \text{ V to } +6 \text{ V}, G = -1$		50/50			ns
Output Voltage Swing	$R_L = 1 \text{ k}\Omega$	$-V_S + 0.12$	$+V_S - 0.04, -V_S + 0.04$	Tested	V	
Off Isolation	$V_{IN} = 0.2 \text{ V p-p}, f = 1 \text{ MHz}, \text{SELECT} = \text{low}$		–49			dB
Short-Circuit Current	Sinking and sourcing		105			mA
Capacitive Load Drive	30% overshoot		20			pF
POWER SUPPLY						
Operating Range		2.7		12	GBD	V
Quiescent Current/Amplifier			6			mA
Quiescent Current (Disabled)	SELECT = low		320			μA
Power Supply Rejection Ratio	$V_S \pm 1 \text{ V}$		105			dB

¹ GBD is guaranteed by design.

$V_S = 3 \text{ V}$ at $T_A = 25^\circ\text{C}$, $R_L = 1 \text{ k}\Omega$ to midsupply, unless otherwise noted.

Table 3.

Parameter	Test Conditions/Comments	Min	Typ	Max	Status ¹	Unit
DYNAMIC PERFORMANCE						
-3 dB Bandwidth	$G = 1, V_{OUT} = 0.2 \text{ V p-p}$ $G = 1, V_{OUT} = 2 \text{ V p-p}$	125	180		GBD	MHz
Bandwidth for 0.1 dB Flatness	$G = 2, V_{OUT} = 0.2 \text{ V p-p}$	19	29		GBD	MHz
Slew Rate	$G = +1, V_{OUT} = 2 \text{ V step}/G = -1, V_{OUT} = 2 \text{ V step}$		10			MHz
Settling Time to 0.1%	$G = +1, V_{OUT} = 2 \text{ V step}/G = -1, V_{OUT} = 2 \text{ V step}$		73/100			V/ μs
Settling Time to 0.1%	$G = 2, V_{OUT} = 2 \text{ V step}$		48			ns
NOISE/DISTORTION PERFORMANCE						
Spurious-Free Dynamic Range (SFDR)	$f_C = 1 \text{ MHz}, V_{OUT} = 2 \text{ V p-p}, R_F = 24.9 \Omega$ $f_C = 5 \text{ MHz}, V_{OUT} = 2 \text{ V p-p}, R_F = 24.9 \Omega$		85			dBc
Input Voltage Noise	$f = 100 \text{ kHz}$		64			dBc
Input Current Noise	$f = 100 \text{ kHz}$		4.3			nV/ $\sqrt{\text{Hz}}$
Differential Gain Error	$NTSC, G = 2, R_L = 150 \Omega$		1.6			pA/ $\sqrt{\text{Hz}}$
Differential Phase Error	$NTSC, G = 2, R_L = 150 \Omega$		0.15			%
Crosstalk, Output to Output	$G = 1, R_L = 100 \Omega, V_{OUT} = 2 \text{ V p-p}, V_S = 3 \text{ V}$ @ 1 MHz		0.20			Degrees
DC PERFORMANCE			-89			dB
Input Offset Voltage	SELECT = three-state or open, PNP active		200			μV
Input Offset Voltage Drift	SELECT = high NPN active		240			μV
Input Bias Current	$T_{MIN} \text{ to } T_{MAX}$ $V_{CM} = 1.5 \text{ V}$, NPN active	2				$\mu\text{V}/^\circ\text{C}$
	$T_{MIN} \text{ to } T_{MAX}$ $V_{CM} = 1.5 \text{ V}$, PNP active	4				μA
	$T_{MIN} \text{ to } T_{MAX}$ $V_{CM} = 1.5 \text{ V}$, PNP active	4				μA
Input Offset Current	$T_{MIN} \text{ to } T_{MAX}$	-8				μA
Open-Loop Gain	$V_{OUT} = 1 \text{ V to } 2 \text{ V}$	-8				μA
INPUT CHARACTERISTICS			± 0.1			dB
Input Impedance		100				
Input Capacitance						$\text{M}\Omega$
Input Common-Mode Voltage Range	$R_L = 1 \text{ k}\Omega$		6			pF
Common-Mode Rejection Ratio	$V_{CM} = 0 \text{ V to } 1.5 \text{ V}$		2			V
COMMON-MODE REJECTION RATIO			-0.2 to +3.2			dB
SELECT PIN			100			
Crossover Low, Selection Input Voltage	Three-state < $\pm 20 \mu\text{A}$		1.7 to 3			V
Crossover High, Selection Input Voltage			1.1 to 1.7			V
Disable Input Voltage			0 to 1.1			V
Disable Switching Speed	50% of input to <10% of final V_{OUT}		1150			ns
Enable Switching Speed			50			ns
OUTPUT CHARACTERISTICS						
Output Overdrive Recovery Time (Rising/Falling Edge)	$V_{IN} = -1 \text{ V to } +4 \text{ V}, G = -1$		55/55			ns
Output Voltage Swing	$R_L = 1 \text{ k}\Omega$	$-V_S + 0.09$	$+V_S - 0.03, -V_S + 0.03$	$+V_S$	Tested	V
Short-Circuit Current	Sinking and sourcing		72			
Off Isolation	$V_{IN} = 0.2 \text{ V p-p}, f = 1 \text{ MHz}$, SELECT = low		-49			mA
Capacitive Load Drive	30% overshoot		20			dB
POWER SUPPLY						pF
Operating Range		2.7		12	GBD	V
Quiescent Current/Amplifier			6.0			mA
Quiescent Current (Disabled)	SELECT = low		300			μA
Power Supply Rejection Ratio	$V_S \pm 1 \text{ V}$		100			dB

¹ GBD is guaranteed by design.

ABSOLUTE MAXIMUM RATINGS

Table 4.

Parameter	Rating
Supply Voltage	12.6 V
Common-Mode Input Voltage	$\pm V_s \pm 0.5$ V
Differential Input Voltage	± 1.8 V
Storage Temperature	-65°C to +125°C
Operating Temperature Range	-40°C to +125°C
Junction Temperature	150°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION

**ESD (electrostatic discharge) sensitive device.**

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PAD CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 1.Pad Configuration

Table 5. Pad Function Descriptions

Pad No.	X-Axis	Y-Axis	Mnemonic	Description
1	-326	+491	V _{OUTA}	Output A.
2	-547	-212	-IN A	Inverting Input A.
3	-590	-346	+IN A	Noninverting Input A.
4	-592	-490	-V _S	Negative Supply.
5	-286	-492	Disable Control>Select A	Disable Control>Select Mode A.
6	+325	-489	Disable Control>Select B	Disable Control>Select Mode B.
7	+593	-490	+IN B	Noninverting Input B.
8	+596	-350	-IN B	Inverting Input B
9	+324	+491	V _{OUTB}	Output B.
10	+86	+492	+V _S	Positive Supply.

OUTLINE DIMENSIONS




Figure 2. 10-Pad Bare Die [CHIP]
(C-10-3)
Dimensions shown in millimeters

08-25-2012-A

DIE SPECIFICATIONS AND ASSEMBLY RECOMMENDATIONS

Table 6. Typical Die Specifications

Parameter	Value	Unit
Chip Size	1420 × 1290	µm
Scribe Line Width	75	µm
Die Size	55.7 × 47.4	Mil
Thickness	305	µm
Bond Pads (Min Size)	76 × 76	µm
Bond Pad Composition	1% Copper Doped Aluminum	%
Backside	Si	Not Applicable
Passivation	Doped oxide/SiN	Not Applicable
ESD	HBM 2000	V

Table 7. Assembly Recommendations

Assembly Component	Recommendation
Die Attach	Ablestik 84-1LMIS R4
Bonding Method	1 mil gold

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
AD8028-KGD-CHIP	-40°C to +125°C	10-Pad Bare Die	C-10-3