

DATASHEET

AX8052F151

SoC Ultra-Low Power RF-Microcontroller for the 400-470 MHz and 800-940 MHz bands

Revision 2

Table of Contents

1.	Overview	5
1.1.	. Features	5
1.2.	Applications	6
2.	Block Diagram	7
3.	Pin Function Descriptions	8
3.1.	Alternate Pin Functions	9
3.2.	Pinout Drawing	10
4.	Specifications	. 11
4.1.	Absolute Maximum Ratings	11
4.2.	DC Characteristics	12
	Supplies	12
	Logic	15
4.3.	AC Characteristics	16
	Crystal Oscillator (RF reference oscillator)	16
	RF Frequency Generation Subsystem (Synthesizer)	17
	Transmitter	19
	Receiver	19
	Low Frequency Crystal Oscillator	21
	Internal Low Power Oscillator	21
	Internal RC Oscillator	21
	Microcontroller	22
	ADC / Comparator / Temperature Sensor	23
5.	Circuit Description	. 24
5.1.	Microcontroller	25
	Memory Architecture	25
	Memory Map	26
	Power Management	27
	Clocking	28



	Reset and Interrupts	29
	Debugging	29
5.2.	Timer, Output Compare and Input Capture	30
5.3.	UART	30
5.4.	SPI Master/Slave Controller	30
5.5.	ADC, Analog Comparators and Temperature Sensor	31
5.6.	DMA Controller	32
5.7.	AES Engine	32
5.8.	Crystal Oscillator (RF reference oscillator)	32
5.9.	SYSCLK Output	33
5.10	D. Power-on-reset (POR) and RESET_N Input	33
5.1	1. Ports	34
6.	Transceiver	35
6.1.	RF Frequency Generation Subsystem	35
	vco	35
	VCO Auto-Ranging	35
	Loop Filter and Charge Pump	36
	Registers	36
6.2.	RF Input and Output Stage (ANTP/ANTN)	37
	LNA	37
	I/Q Mixer	37
	PA	37
6.3.	Analog IF Filter	37
6.4.	Digital IF Channel Filter and Demodulator	37
	Registers	38
6.5.	Encoder	38
6.6.	Framing and FIFO	39
	HDLC Mode	10
	RAW Mode	10
	RAW Mode with Preamble Match	40



	802.15.4 (ZigBee) DSSS	40
6.7.	RX AGC and RSSI	41
6.8.	Modulator	41
6.9.	Automatic Frequency Control (AFC)	42
6.10	D. PWRMODE Register	42
6.1	1. Voltage Regulator	44
7.	Application Information	. 45
	Connecting to Debug Adapter	45
7.1.	Antenna Interface Circuitry	46
	Single-Ended Antenna Interface	46
8.	QFN40 Package Information	. 47
8.1.	Package Outline QFN40	47
8.2.	QFN40 Soldering Profile	48
8.3.	QFN40 Recommended Pad Layout	49
8.4.	Assembly Process	49
	Stencil Design & Solder Paste Application	49
9.	Device Versions	. 51



1. Overview

1.1. Features

SoC Ultra-low power RF-microcontroller for wireless communication applications

- QFN40 package
- Supply range 2.2V 3.6V (1.8V MCU)
- -40°C to 85°C
- Ultra-low power consumption:
 - CPU active mode 150 μA/MHz
 - Sleep mode with 256 Byte RAM retention and wake-up timer running 900 nA
 - Sleep mode 4 kByte RAM retention and wake-up timer running 1.9 µA
 - Sleep mode 8 kByte RAM retention and wake-up timer running 2.6 µA
 - Radio RX-mode in low power mode 17 mA
 - Radio TX-mode 22 mA at 10 dBm output power
 - Wake-on-radio mode 100 kbps,
 1s duty cycle 6 μA
- AX8052 features
 - Ultra-low power MCU core compatible with industry standard 8052 instruction set
 - Down to 500 nA wake-up current
 - 1 cycle/instruction for many instructions
 - 64 kByte in-system programmable FLASH
 - Code protection lock
 - o 8.25 kByte SRAM
 - 3-wire (1 dedicated, 2 shared) in-circuit debug interface
 - o 3 16-bit timers with $\Sigma\Delta$ output capability
 - o 2 16-bit wakeup timers
 - 2 input captures
 - 2 output compares with PWM capability

- 10-bit 500 ksample/s analogto-digital converter
- Temperature sensor
- 2 analog comparators
- o 2 UARTs
- 1 general purpose master/slave SPI
- 2 channel DMA controller
- Multi-megabit/s AES encryption/decryption engine, supports AES-128, AES-192 and AES-256 with True Random Number Generator (TRNG)¹
- Ultra-low power 10 kHz/640 Hz wakeup oscillator, with automatic calibration against a precise clock
- Internal 20 MHz RC oscillator, with automatic calibration against a precise clock for flexible system clocking
- Low frequency tuning fork crystal oscillator for accurate low power time keeping
- Brown-out and power-on-reset detection
- High-performance RF transceiver compatible to AX5051
 - o 400-470 MHz and 800-940 MHz SRD bands
 - Wide variety of shaped modulations supported (ASK, PSK, MSK, FSK)
 - Flexible shaping for the modulations
 - Data rates from 1 to 350 kbps (FSK, MSK) and 1 to 600 kbps ASK, 10 to 600 kbps PSK
 - Fully integrated RF frequency synthesizer with ultra-fast settling time for low-power consumption
 - RF carrier frequency and FSK deviation programmable in 1 Hz steps

-

¹ The AES engine and the TRNG require software enabling and support.



- Variable channel filtering from 40 kHz to 600 kHz
- 802.15.4 compatible
- Few external components
- Channel hopping up to 2000 hops/s
- Sensitivity down to –116 dBm at 1.2 kbps
- Up to +16 dBm at 433 MHz programmable transmitter power amplifier for long range operation
- Crystal oscillator with programmable transconductance and programmable internal tuning capacitors for low cost crystals
- o Digital RSSI
- Automatic frequency control (AFC)
- 1.2. Applications

400-470 MHz and 800-940 MHz data transmission and reception in the Short Range Devices (SRD) band.

- Suited for systems targeting compliance to EN 300 220
 V2.3.1 and FCC CFR part 15
- Suited for systems targeting compliance with Wireless M-Bus standard EN 13757-4:2005
- 802.15.4 compatible
- Telemetric applications, sensor readout
- Toys
- Wireless audio
- · Automatic meter reading
- Wireless networks
- Access control
- Remote keyless entry
- Garage door openers
- Home automation
- Pointing devices and keyboards
- Active RFID

- o Integrated RX/TX switching
- o Differential antenna pins
- Support of synchronous and asynchronous communication systems



2. Block Diagram




Figure 1 Functional block diagram of the AX8052F151



Pin Function Descriptions

Symbol	Pin(s)	Туре	Description		
GND	1	Р	Ground		
GND	2	Р	Ground		
VDDA	3	Р	Power supply, must be supplied with regulated voltage VREG		
GND	4	Р	Ground		
ANTP	5	А	Antenna input/output		
ANTN	6	А	Antenna input/output		
GND	7	Р	Ground		
VDDA	8	Р	Power supply, must be supplied with regulated voltage VREG		
TST1	9	- 1	Connected to GND		
TST	10	- 1	Connected to GND		
VDD_IO	11	Р	Unregulated power supply (battery input)		
SYSCLK	12	I/O/PU	System Clock Output		
PC4	13	I/O/PU	General Purpose IO		
PC3	14	I/O/PU	General Purpose IO		
PC2	15	I/O/PU	General Purpose IO		
PC1	16	I/O/PU	General Purpose IO		
PC0	17	I/O/PU	General Purpose IO		
PB0	18	I/O/PU	General Purpose IO		
PB1	19	I/O/PU	General Purpose IO		
PB2	20	I/O/PU	General Purpose IO		
PB3	21	I/O/PU	General Purpose IO		
PB4	22	I/O/PU	General Purpose IO		
PB5	23	I/O/PU	General Purpose IO		
PB6	24	I/O/PU	General Purpose IO, DBG_DATA		
PB7	25	I/O/PU	General Purpose IO, DBG_CLK		
DBG_EN	26	I/PD	In-Circuit Debugger Enable		
RESET_N	27	I/PU	Optional reset pin If this pin is not used it must be connected to VDD_IO		
GND	28	Р	Ground		
VDD_IO	29	Р	Unregulated power supply (battery input)		
PAO	30	I/O/A/PU	General Purpose IO		
PA1	31	I/O/A/PU	General Purpose IO		
PA2	32	I/O/A/PU	General Purpose IO		
PA3	33	I/O/A/PU	General Purpose IO		
PA4	34	I/O/A/PU	General Purpose IO		
PA5	35	I/O/A/PU	General Purpose IO		
PA6	36	I/O/A/PU	General Purpose IO		
PA7	37	I/O/A/PU	General Purpose IO		



Symbol	Pin(s)	Туре	Description
VREG	38	Р	Regulated output voltage VDDA pins must be connected to this supply voltage A 1µF low ESR capacitor to GND must be connected to this pin
CLK16P	39	Α	Crystal oscillator input/output (RF reference)
CLK16N	40	Α	Crystal oscillator input/output (RF reference)
GND	Center pad	Р	Ground on center pad of QFN, must be connected

All digital inputs are Schmitt trigger inputs, digital input and output levels are LVCMOS/LVTTL compatible. Port A Pins (PAO - PA7) must not be driven above VDD_IO, all other digital inputs are 5V tolerant. Pull-ups are programmable for all GPIO pins.

3.1. Alternate Pin Functions

GPIO Pins are shared with dedicated Input/Output signals of on-chip peripherals. The following table lists the available functions on each GPIO pin.

GPIO	Alternate Funct	ions		
PA0	TOOUT	IC1	ADC0	
PA1	TOCLK	OC1	ADC1	
PA2	OC0	U1RX	ADC2	COMPI00
PA3	T10UT		ADC3	LPXTALP
PA4	T1CLK	COMPOO	ADC4	LPXTALN
PA5	IC0	U1TX	ADC5	COMPI10
PA6	T2OUT	ADCTRIG	ADC6	COMPI01
PA7	T2CLK	COMPO1	ADC7	COMPI11
PB0	U1TX	IC1	EXTIRQ0	
PB1	U1RX	OC1		
PB2	IC0	T2OUT		
PB3	OC0	T2CLK	EXTIRQ1	DSWAKE
PB4	UOTX	T1CLK		
PB5	UORX	T1OUT		
PB6	DBG_DATA			
PB7	DBG_CLK			
PC0	SSEL	TOOUT	EXTIRQ0	
PC1	SSCK	TOCLK	COMPO1	
PC2	SMOSI	UOTX		
PC3	SMISO	UORX	COMPOO	
PC4	COMPO1	ADCTRIG	EXTIRQ1	

3.2. Pinout Drawing




Figure 2 Pinout drawing (Top view)



4. Specifications

4.1. Absolute Maximum Ratings

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device.

This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied.

Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

SYMBOL	DESCRIPTION	CONDITION	MIN	MAX	UNIT
VDD_IO	Supply voltage		-0.5	5.5	V
IDD	Supply current			100	mA
P _{tot}	Total power consumption			800	mW
P _i	Absolute maximum input power at receiver input			15	dBm
I _{I1}	DC current into any pin except ANTP, ANTN		-10	10	mA
I ₁₂	DC current into pins ANTP, ANTN		-100	100	mA
Io	Output Current			40	mA
V _{ia}	Input voltage ANTP, ANTN pins		-0.5	5.5	V
	Input voltage digital pins		-0.5	5.5	V
V _{es}	Electrostatic handling	НВМ	-2000	2000	V
T _{amb}	Operating temperature		-40	85	°C
T_{stg}	Storage temperature		-65	150	°C
Tj	Junction Temperature			150	°C



4.2. DC Characteristics

Supplies

SYMBOL	DESCRIPTION	CONDITION	MIN	ТҮР	MAX	UNIT	
T _{AMB}	Operational ambient temperature		-40	27	85	°C	
		RX operation or TX operation up to 4 dBm output power	2.2	3.0	3.6	V	
VDD_IO	I/O and voltage regulator supply voltage	TX operation up to 16 dBm output power	2.4	3.0	3.6	V	
		Transceiver switched off	1.8	3.0	3.6	V	
VDD _{IO_R1}	I/O voltage ramp for reset activation; Note 1	Ramp starts at VDD_IO≤0.1V	0.1			V/ms	
VDD _{IO_R2}	I/O voltage ramp for reset activation; Note 1	Ramp starts at 0.1V <vdd_io<0.7v< td=""><td>3.3</td><td></td><td></td><td>V/ms</td></vdd_io<0.7v<>	3.3			V/ms	
VREG	Internally regulated analog supply voltage	Power-down mode AX5051_PWRMODE=0x00		1.7		V	
	supply voltage	All other power modes	2.1	2.5	2.8	V	
I _{DEEPSLEEP}	Deep Sleep current			500		nA	
I _{SLEEP256PIN}	Sleep current, 256 Bytes RAM retained	Wakeup from dedicated pin		900		nA	
I _{SLEEP256}	Sleep current, 256 Bytes RAM retained	Wakeup Timer running at 640Hz		1.3		μA	
I _{SLEEP4K}	Sleep current, 4.25 kBytes RAM retained	Wakeup Timer running at 640Hz		1.9		μΑ	
I _{SLEEP8K}	Sleep current, 8.25 kBytes RAM retained	Wakeup Timer running at 640Hz		2.6		μA	
	Current consumption RX						
I _{RX-HS}	High sensitivity mode: VCO_I=001; REF_I=011	Bit rate 10 kbit/s		19		mA	
	Current consumption RX						
I _{RX-LP}	Low power mode: VCO_I=001; REF_I=101	Bit rate 10 kbit/s		17		mA	
		868 MHz, 10 dBm		22			
		868 MHz, 0 dBm		13		1	
I	Current consumption TX	868 MHz, 15 dBm		45		mA	
I _{TX}	VCO_I=001; REF_I=011; LOCURST=1, note 2	433 MHz, 10 dBm		22			
		433 MHz, 0 dBm		13			
		433 MHz, 15 dBm		45			



TX_{varvdd}	Variation of output power over voltage	VDD_IO>2.5V, note 2	+/- 0.5	dB
TX _{vartemp}	Variation of output power over temperature	VDD_IO>2.5V, note 2	+/- 0.5	dB
I _{MCU}	Microcontroller running power consumption	All peripherals disabled	150	μΑ/ MHz
I _{VSUP}	Voltage supervisor	Run and standby mode	85	μA
I _{XTALOSC}	Crystal oscillator current (RF reference oscillator)	16 MHz	160	μΑ
I _{LFXTALOSC}	Low frequency crystal oscillator current	32 kHz	700	nA
I _{RCOSC}	Internal oscillator current	20 MHz	210	μA
	Internal Low Power	10 kHz	650	nA
I _{LPOSC}	Oscillator current	640 Hz	210	nA
I _{ADC}	ADC current	311 kSample/s, DMA 5 MHz	1.1	mA
I _{WOR}	Typical wake-on-radio duty cycle current	1s, 100 kbps	6	μΑ

- 1. If VDD_IO ramps cannot be guaranteed, an external reset circuit is recommended, see the AX8052 Application Note: Power On Reset. 2. The PA voltage is regulated to 2.5 V. For VDD_IO levels in the range of 2.2 V to 2.5 V the output power drops by typically 1 dBm.



Note on current consumption in TX mode

To achieve best output power the matching network has to be optimized for the desired output power and frequency. As a rule of thumb a good matching network produces about 50% efficiency with the AX8052F151 power amplifier although over 90% are theoretically possible. A typical matching network has between 1 dB and 2 dB loss (P_{loss}).

The current consumption can be calculated as

$$I_{TX}[mA] = 1/PA_{efficiency} * 10^{((P_{out}[dBm] + P_{loss}[dB])/10)/2.5V + I_{offset}$$

 I_{offset} is about 12 mA for the VCO at 400-470 MHz and 11 mA for 800-940 MHz. The following table shows calculated current consumptions versus output power for $P_{\text{loss}}=1$ dB, $PA_{\text{efficiency}}=0.5$ and $I_{\text{offset}}=11$ mA at 868 MHz

Pout [dBm]	I [mA]
0	13.0
1	13.2
2	13.6
3	14.0
4	14.5
5	15.1
6	16.0
7	17.0
8	18.3
9	20.0
10	22.0
11	24.6
12	27.96
13	32.1
14	37.3
15	43.8

The AX8052F151 power amplifier runs from the regulated VDD supply and not directly from the battery. This has the advantage that the current and output power do not vary much over supply voltage and temperature from 2.55 V to 3.6 V supply voltage. Between 2.55 V and 2.2 V a drop of about 1 dB in output power occurs.



Logic

SYMBOL	DESCRIPTION	CONDITION	MIN	TYP	MAX	UNIT
DIGITAL I	NPUTS					
V_{T+}	Schmitt trigger low to high threshold point			1.55		V
V _{T-}	Schmitt trigger high to low threshold point	VDD_IO = 3.3V		1.25		V
V _{IL}	Input voltage, low				0.8	V
V _{IH}	Input voltage, high		2.0			V
V _{IPA}	Input voltage range, Port A		-0.5		VDD_IO	V
V _{IPBC}	Input voltage range, Ports B, C		-0.5		5.5	V
IL	Input leakage current		-10		10	μΑ
R _{PU}	Programmable Pull-Up Resistance			65		kΩ
DIGITAL O	DUTPUTS				•	
I _{OH}	P[ABC]x Output Current, high	V _{OH} = 2.4V	8			mA
I _{OL}	P[ABC]x Output Current, low	V _{OL} = 0.4V	8			mA
I _{PROH}	SYSCLK Output Current, high	V _{OH} = 2.4V	8			mA
I _{PROL}	SYSCLK Output Current, low	V _{OL} = 0.4V	8			mA
I _{OZ}	Tri-state output leakage current		-10		10	μA



4.3. AC Characteristics

Crystal Oscillator (RF reference oscillator)

SYMBOL	DESCRIPTION	CONDITION	MIN	ТҮР	MAX	UNIT
f _{XTAL}	Crystal frequency	Note 1, 3	15.5	16	25	MHz
		AX5051_XTALOSCGM=0000		1		
		AX5051_XTALOSCGM=0001		2		
		AX5051_XTALOSCGM =0010 default		3		
		AX5051_XTALOSCGM =0011		4		
		AX5051_XTALOSCGM =0100		5		mS pF pF
		AX5051_XTALOSCGM =0101		6		
		AX5051_XTALOSCGM =0110		6.5		
gm _{osc}	Transconductance oscillator	AX5051_XTALOSCGM =0111		7		mS
	OSCIIIATOI	AX5051_XTALOSCGM =1000		7.5		
	AX5051_XTALOSCGM = 1001 AX5051_XTALOSCGM = 1010 AX5051_XTALOSCGM = 1011	AX5051_XTALOSCGM =1001		8		
			8.5			
		9				
		AX5051_XTALOSCGM =1100		9.5		
		AX5051_XTALOSCGM =1101		10		
		AX5051_XTALOSCGM =1110		10.5		
		AX5051_XTALOSCGM =1111		11		
	Programmable	AX5051_XTALCAP=000000		2		nF
C _{osc}	tuning capacitors at pins CLK16N and	default				рі
	CLK16P	AX5051_XTALCAP=111111		33		pF
C _{osc-Isb}	Programmable tuning capacitors, increment per LSB of AX5051_XTALCAP			0.5		pF
f _{ext}	External clock input (TCXO)	Note 2, 3	15.5	16	25	MHz
RIN _{osc}	Input DC impedance		10			kΩ

Notes

- Tolerances and start-up times depend on the crystal used. Depending on the RF frequency and channel spacing the IC must be calibrated to the exact crystal frequency using the readings of the register AX5051_TRKFREQ
- If an external clock is used, it should be input via an AC coupling at pin CLK16P with the oscillator powered up and AX5051_XTALCAP=000000
- 3. Lower frequencies than 15.5 MHz or higher frequencies than 25 MHz can be used. However not all typical RF frequencies can than be generated.



RF Frequency Generation Subsystem (Synthesizer)

SYMBOL	DESCRIPTION	CONDITION	MIN	ТҮР	MAX	UNIT
f _{REF}	Reference frequency	Note 1		16 24		MHz
f _{range_hi}	Frequency range	BANDSEL=0 BANDSEL=1	800 400		940 470	MHz
f _{range_low}	Frequency resolution	DANDSEL=1	1		470	Hz
BW ₁	Troquency resonance	Loop filter configuration: FLT=01 Charge pump current: PLLCPI=010	·	100		112
BW ₂	Synthesizer loop bandwidth	Loop filter configuration: FLT=01 Charge pump current: PLLCPI=001		50		1.11-
BW ₃	VCO current: VCOI=001	Loop filter configuration: FLT=11 Charge pump current: PLLCPI=010		200		kHz
BW ₄		Loop filter configuration: FLT=10 Charge pump current: PLLCPI=010		500		
T _{set1}		Loop filter configuration: FLT=01 Charge pump current: PLLCPI=010		15		
T _{set2}	Synthesizer settling time for 1MHz step as typically required for RX/TX	Loop filter configuration: FLT=01 Charge pump current: PLLCPI=001		30		
T _{set3}	switching VCO current: VCO_I=001	Loop filter configuration: FLT=11 Charge pump current: PLLCPI=010		7		μs
T _{set4}		Loop filter configuration: FLT=10 Charge pump current: PLLCPI=010		3		
T _{start1}	Synthocizor start up time	Loop filter configuration: FLT=01 Charge pump current: PLLCPI=010		25		
T _{start2}	Synthesizer start-up time if crystal oscillator and reference are running	Loop filter configuration: FLT=01 Charge pump current: PLLCPI=001		50		μs
T _{start3}	VCO current: VCO_I=001	Loop filter configuration: FLT=11 Charge pump current: PLLCPI=010		12		



T _{start4}		Loop filter configuration: FLT=10 Charge pump current: PLLCPI=010	5	
		868 MHz, 50 kHz from carrier	-85	
DNO		868 MHz, 100 kHz from carrier	-90	
PN868 ₁	Synthesizer phase noise Loop filter configuration:	868 MHz, 300 kHz from carrier	-100	
	FLT=01	868 MHz, 2 MHz from carrier	-110	dBc/Hz
	Charge pump current:	433 MHz, 50 kHz from carrier	-90	dBC/HZ
DN 422	PLLCPI=010 VCO current: VCO_I=001	433 MHz, 100 kHz from carrier	-95	
PN433 ₁		433 MHz, 300 kHz from carrier	-105	
		433 MHz, 2 MHz from carrier	-115	
		868 MHz, 50 kHz from carrier	-80	
DNO 4 O		868 MHz, 100 kHz from carrier	-90	
PN868 ₂	Synthesizer phase noise Loop filter configuration:	868 MHz, 300 kHz from carrier	-105	
	FLT=01	868 MHz, 2 MHz from carrier	-115	dBc/Hz
	Charge pump current:	433 MHz, 50 kHz from carrier	-90	dBC/HZ
DNA22	PLLCPI=001 VCO current: VCO_I=001	433 MHz, 100 kHz from carrier	-95	
PN433 ₂		433 MHz, 300 kHz from carrier	-110	
		433 MHz, 2 MHz from carrier	-122	

Notes:

^{1.} ASK, PSK and 1-200 kbps FSK with 16 MHz crystal, 200-350 kbps FSK with 24 MHz crystal



Transmitter

SYMBOL	DESCRIPTION	CONDITION	MIN	ТҮР	MAX	UNIT
		ASK	1		600	
		PSK	10		600	
		FSK, note 2	1		350	
SBR		802.15.4 (DSSS) ASK and PSK	1		40	kbps
		802.15.4 (DSSS) FSK	1		16	
PTX ₈₆₈	Transmitter power @868 MHz	TXRNG=1111 LOCURST=1		15		dBm
PTX ₄₃₃	Transmitter power @433 MHz	TXRNG=1111 LOCURST=1		16		dBm
PTX _{868-harm2}	Emission @ 2 nd harmonic	Note 1		-50		dBc
PTX _{868-harm3}	Emission @ 3 rd harmonic	Note i		-55		ubt

Notes

- Additional low-pass filtering was applied to the antenna interface, see applications section. 1-200 kbps with a 16 MHz crystal, 200-350 kbps with a 24 MHz crystal

Receiver

Datarate	Input sensiti	eput sensitivity in dBm TYP. at SMA connector for BER=10 ⁻³ (433 MHz or 868 MHz)						
kbps	ASK	FSK h=1	FSK h=4	FSK h=8	FSK h=16	PSK		
1.2				-115	-116			
2				-115	-115			
10	-103			-109		-110		
100	-97	-103	-98			-104		
200	-94	-100				-100		
600	-90					-98		

SYMBOL	DESCRIPTION	CONDITION		ТҮР	MAX	UNIT
		ASK	1		600	
		PSK	10		600	
		FSK	1		350	
SBR	Signal bit rate	802.15.4 (DSSS) ASK and PSK	1		40	kbps
		802.15.4 (DSSS) FSK	1		16	
IL	Maximum input level				-20	dBm
CP _{1dB}	Input referred compression point	2 tones separated by		-35		dPm
IIP3	Input referred IP3	100 kHz		-25		dBm
RSSIR	RSSI control range			85		dB
RSSIS ₁	RSSI step size	Before digital channel filter; calculated from register AX5051_AGCCOUNTER		0.625		dB
RSSIS ₂	RSSI step size	After digital channel filter; calculated from registers AX5051_AGCCOUNTER, AX5051_TRKAMPL		0.1		dB
	Adjacent channel suppression	FSK 50 kbps,		18		40
	Alternate channel suppression	notes 1 & 2		19		dB
SEL ₈₆₈	Adjacent channel suppression	FSK 100 kbps,		16		dB
3EL ₈₆₈	Alternate channel suppression	notes 1 & 3		30		иь
	Adjacent channel suppression	PSK 200 kbps,		17		dB
	Alternate channel suppression	notes 1 & 4		28		uв
	Blocking at +/- 1MHz offset			38		
BLK ₈₆₈	Blocking at - 2MHz offset	FCK 100 khma		40		
DLN868	Blocking at +/- 10MHz offset	FSK 100 kbps, note 5		60		dB
	Blocking at +/- 100MHz offset	1.5.00		82		
IMRR ₈₆₈	Image rejection			30		

Notes

- 1. Interferer/Channel @ BER = 10⁻³, channel level is +10dB above the typical sensitivity, the interfering signal is a random data signal (except PSK200); both channel and interferer are modulated without shaping
- 2. FSK 50 kbps: 868 MHz, 200 kHz channel spacing, 25 kHz deviation, programming as recommended in AX5051 Programming Manual
- 3. FSK 100 kbps: 868 MHz, 400kHz channel spacing, 50 kHz deviation , programming as recommended in AX5051 Programming Manual
- 4. PSK 200 kbps: 868 MHz, 400kHz channel spacing, programming as recommended in AX5051 Programming Manual, interfering signal is a constant wave
- Channel/Blocker @ BER = 10⁻³, channel level is +10dB above the typical sensitivity, the blocker signal is a constant wave; channel signal is modulated without shaping, the image frequency lies 2 MHz above the wanted signal



Low Frequency Crystal Oscillator

SYMBOL	DESCRIPTION	CONDITION	MIN	TYP	MAX	UNIT
f _{LPXTAL}	Crystal frequency			32	150	kHz
	Transconductance oscillator	LPXOSCGM=00110		3.5		
		LPXOSCGM=01000		4.6		C
gm _{lpxosc}		LPXOSCGM=01100		6.9		μS
		LPXOSCGM=10000		9.1		
RIN _{Ipxosc}	Input DC impedance		10			ΜΩ

Internal Low Power Oscillator

SYMBOL	DESCRIPTION	CONDITION	MIN	ТҮР	MAX	UNIT
	Oscillation Fraguancy	LPOSCFAST=0 Factory calibration applied. Over the full voltage and temperature range	630	640	650	Hz
f _{LPOSC}	Oscillation Frequency	LPOSCFAST=1 Factory calibration applied. Over the full voltage and temperature range	10.08	10.24	10.39	kHz

Internal RC Oscillator

SYMBOL	DESCRIPTION	CONDITION	MIN	TYP	MAX	UNIT
F _{FR} COSC	Oscillation Frequency	Factory calibration applied. Over the full temperature and voltage range	19.8	20	20.2	MHz

Microcontroller

SYMBOL	DESCRIPTION	CONDITION	MIN	ТҮР	MAX	UNIT
T _{SYSCLKL}	SYSCLK Low		27			ns
T _{SYSCLKH}	SYSCLK High		21			ns
T _{SYSCLKP}	SYSCLK Period		47			ns
T _{FLWR}	FLASH Write Time	2 Bytes		20		μS
T _{FLPE}	FLASH Page Erase	1 kBytes		2		ms
T _{FLE}	FLASH Secure Erase	64 kBytes		10		ms
T _{FLEND}	FLASH Endurance: Erase Cycles		10′000	100′000		Cycles
T _{FLRETroom}		25°C See Figure 3 for the lower limit set by the memory qualification		100		V
T _{FLREThot}	FLASH Data Retention	85°C See Figure 3 for the lower limit set by the memory qualification		10		Years




Figure 3 FLASH memory qualification limit for data retention after 10k erase cycles



ADC / Comparator / Temperature Sensor

SYMBOL	DESCRIPTION	CONDITION	MIN	TYP	MAX	UNIT
ADCSR	ADC sampling rate GPADC mode		30		500	kHz
ADCSR_T ADC sampling rate temperature sensor mode			10	15.6	30	kHz
ADCRES	ADC resolution			10		Bits
V _{ADCREF} ADC reference voltage & comparator internal reference voltage			0.95	1	1.05	V
Z _{ADC00}	Input capacitance				2.5	pF
DNL	Differential nonlinearity				+/- 1	LSB
INL	Integral nonlinearity			+/- 1		LSB
OFF	Offset			3		LSB
GAIN_ERR	Gain error			0.8		%
ADC in Diff	erential Mode				•	
V _{ABS_DIFF}	Absolute voltages & common mode voltage in differential mode at each input		0		VDD_IO	V
V _{FS_DIFF01}	Full swing input for differential	Gain x1	-500		500	mV
V _{FS_DIFF10}	signals	Gain x10	-50		50	mV
ADC in Sing	gle Ended Mode		-	•	1	
$V_{\text{MID_SE}}$	Mid code input voltage in single ended mode			0.5		V
V _{IN_SE00}	Input voltage in single ended mode		0		VDD_IO	V
V _{FS_SE01}	Full swing input for single ended signals	Gain x1	0		1	V
Comparato	ors				•	
V _{COMP_ABS}	Comparator absolute input voltage		0		VDD_IO	V
V _{COMP_COM}	Comparator input common mode		0		VDD_IO- 0.8	V
V _{COMPOFF}	Comparator input offset voltage				20	mV
Temperatu	re Sensor		•			
T _{RNG}	Temperature range		-40		85	°C
T _{RES}	Temperature resolution			0.1607		°C/LSB
T _{ERR_CAL}	Temperature error	Factory calibration applied	-2		+2	°C



5. Circuit Description

The AX8052F151 is a single chip ultra-low-power RF-microcontroller SoC primarily for use in SRD bands. The on-chip transceiver consists of a fully integrated RF front-end with modulator, and demodulator. Base band data processing is implemented in an advanced and flexible communication controller that enables user friendly communication.

The **AX8052F151** contains a high speed microcontroller compatible to the industry standard 8052 instruction set. It contains 64 kBytes of FLASH and 8.25 kBytes of internal SRAM.

The AX8052F151 features 3 16-bit general purpose timers with $\Sigma\Delta$ capability, 2 output compare units for generating PWM signals, 2 input compare units to record timings of external signals, 2 16-bit wakeup timers, a watchdog timer, 2 UARTs, a Master/Slave SPI controller, a 10-bit 500 kSample/s A/D converter, 2 analog comparators, a temperature sensor, a 2 channel DMA controller, and a dedicated AES crypto controller. Debugging is aided by a dedicated hardware debug interface controller that connects using a 3-wire protocol (1 dedicated wire, 2 shared with GPIO) to the PC hosting the debug software.

While the radio carrier/LO synthesizer can only be clocked by the crystal oscillator (carrier stability requirements dictate a high stability reference clock in the MHz range), the microcontroller and its peripherals provide extremely flexible clocking options. The system clock that clocks the microcontroller, as well as peripheral clocks, can be selected from one of the following clock sources: the crystal oscillator, an internal high speed 20 MHz oscillator, an internal low speed 640 Hz/10 kHz oscillator, or the low frequency crystal oscillator. Prescalers offer additional flexibility with their programmable divide by a power of two capability. To improve the accuracy of the internal oscillators, both oscillators may be slaved to the crystal oscillator.

AX8052F151 can be operated from a 2.2 V to 3.6 V power supply over a temperature range of -40° C to 85°C, it consumes 11 - 45 mA for transmitting, depending on the output power, 19 – 20 mA for receiving in high sensitivity mode and 17 – 18 mA for receiving in low power mode.

The AX8052F151 features make it an ideal interface for integration into various battery powered SRD solutions such as ticketing or as transceiver for telemetric applications e.g. in sensors. As primary application, the transceiver is intended for UHF radio equipment in accordance with the European Telecommunication Standard Institute (ETSI) specification EN 300 220-1 and the US Federal Communications Commission (FCC) standard CFR47, part 15. The use of AX8052F151 in accordance to FCC Par 15.247, allows for improved range in the 915 MHz band. Additionally AX8052F151 is compatible with the low frequency standards of 802.15.4 (ZigBee) and suited for systems targeting compliance with Wireless M-Bus standard EN 13757-4:2005

The **AX8052F151** sends and receives data in frames. This standard operation mode is called Frame Mode. Pre and post ambles as well as checksums can be generated automatically.

AX8052F151 supports any data rate from 1 kbps to 350 kbps for FSK and MSK, from 1 kbps to 600 kbps for ASK and from 10 kbps to 600 kbps for PSK. To achieve optimum performance for specific data rates and modulation schemes several register settings to configure the **AX8052F151** are necessary, they are outlined in the following, for details see the AX5051 Programming Manual.

Spreading and despreading is possible on all data rates and modulation schemes. The net transfer rate is reduced by a factor of 15 in this case. For ZigBee either 600 or 300 kbps modes have to be chosen.

The receiver supports multi-channel operation for all data rates and modulation schemes.



5.1. Microcontroller

The AX8052F151 microcontroller core executes the industry standard 8052 instruction set. Unlike the original 8052, many instructions are executed in a single cycle. The system clock and thus the instruction rate can be programmed freely from DC to 20MHz.

Memory Architecture




Figure 4 AX8052 Memory Architecture

The AX8052 Microcontroller features the highest bandwidth memory architecture of its class. Figure 4 shows the memory architecture. Three bus masters may initiate bus cycles:

- The AX8052 Microcontroller Core
- The Direct Memory Access (DMA) Engine
- The Advanced Encryption Standard (AES) Engine

Bus targets include:

- Two individual 4 kBytes RAM blocks located in X address space, which can be simultaneously accessed and individually shut down or retained during sleep mode
- A 256 Byte RAM located in internal address space, which is always retained during sleep mode
- A 64 kBytes FLASH memory located in code space.
- Special Function Registers (SFR) located in internal address space accessible using direct address mode instructions
- Additional Registers located in X address space (X Registers)

The upper half of the FLASH memory may also be accessed through the X address space. This simplifies and makes the software more efficient by reducing the need for generic pointers².

SFR Registers are also accessible through X address space, enabling indirect access to SFR registers. This allows driver code for multiple identical peripherals (such as UARTs or Timers) to be shared.

The 4 word \times 16 bit fully associative cache and a pre-fetch controller hide the latency of the FLASH.

The AX8052 Memory Architecture is fully parallel. All bus masters may simultaneously access different bus targets during each system clock cycle. Each bus target includes an arbiter that resolves access conflicts. Each arbiter ensures that no bus master can be starved.

Both 4 kBytes RAM blocks may be individually retained or switched off during sleep mode. The 256 Byte RAM is always retained during sleep mode.

The AES engine accesses memory 16bits at a time. It is therefore slightly faster to align its buffers on even addresses.

Memory Map




Figure 5 AX8052 Memory Map

The AX8052, like the other industry standard 8052 compatible microcontrollers, uses a Harvard architecture. Multiple address spaces are used to access code and data. Figure 5 shows the AX8052 memory map.

² Generic pointers include, in addition to the address, an address space tag.



The AX8052 uses P or Code Space to access its program. Code space may also be read using the MOVC instruction.

Smaller amounts of data can be placed in the Internal³ or Data Space. A distinction is made in the upper half of the Data Space between direct accesses (MOV reg,addr; MOV addr,reg) and indirect accesses (MOV reg,@Ri; MOV @Ri,reg; PUSH; POP); Direct accesses are routed to the Special Function Registers, while indirect accesses are routed to the internal RAM.

Large amounts of data can be placed in the External or X Space. It can be accessed using the MOVX instructions. Special Function Registers, as well as additional Microcontroller Registers (XREG) and the Radio Registers (RREG) are also mapped into the X Space.

Detailed documentation of the Special Function Registers (SFR) and additional Microcontroller Registers can be found in the AX8052 Programming Manual.

The Radio Registers are documented in the AX5051 Programming Manual. Register Addresses given in the AX5051 Programming Manual are relative to the beginning of RREG, i.e. 0x4000 must be added to these addresses. It is recommended that the Axsem provided ax8052f151.h header file is used; Radio Registers are prefixed with AX5051_ in the ax8052f151.h header file to avoid clashes of same-name Radio registers with AX8052 registers.

Normally, accessing Radio Registers through the RREG address range is adequate. Since Radio Register accesses have a higher latency than other AX8052 registers, the AX8052 provides a method for non-blocking access to the Radio Registers. Accessing the RREG (nb) address range initiates a Radio Register access, but does not wait for its completion. The details of mechanism is documented in the Radio Interface section of the AX8052 Programming Manual.

The FLASH memory is organized as 64 pages of 1 kBytes each. Each page can be individually erased. The write word size is 16 Bits. The last 1 kByte page is dedicated to factory calibration data and should not be overwritten.

Power Management

The microcontroller power mode can be selected independently from the transceiver. The microcontroller supports the following power modes:

PCON register	Name	Description
00	RUNNING	The microcontroller and all peripherals are running. Current consumption depends on the system clock frequency and the enabled peripherals and their clock frequency.
01	STANDBY	The microcontroller is stopped. All register and memory contents are retained. All peripherals continue to function normally. Current consumption is determined by the enabled peripherals. STANDBY is exited when any of the enabled interrupts become active.
10	SLEEP	The microcontroller and its peripherals, except GPIO and the system controller, are shut down. Their register settings are lost. The internal RAM is retained. The external RAM is split into two 4kByte blocks. Software can determine individually for both blocks whether contents of that block are to be retained or lost. SLEEP can be exited

³ The origin of Internal versus External (X) Space is historical. External Space used to be outside of the chip on the original 8052 Microcontrollers.

.

		by any of the enabled GPIO or system controller interrupts. For most applications this will be a GPIO or wakeup timer interrupt.
11	DEEPSLEEP	The microcontroller, all peripherals and the transceiver are shut down. Only 4 bytes of scratch RAM are retained. DEEPSLEEP can only be exited by tying the PB3 pin low.

Clocking




Figure 6 Clock System Diagram

The system clock can be derived from any of the following clock sources:

- The crystal oscillator (RF reference oscillator, typically 16 MHz, via SYSCLK)
- The low speed crystal oscillator (typical 32 kHz tuning fork)
- The internal high speed RC (20 MHz) oscillator
- The internal low power (640 Hz/10 kHz) oscillator

An additional pre-scaler allows the selected oscillator to be divided by a power of two. After reset, the microcontroller starts with the internal high speed RC oscillator selected and divided by two. I.e. at start-up, the microcontroller runs with 10 MHz \pm 10%. Clocks may be switched any time by writing to the CLKCON register. In order to prevent clock glitches, the switching takes approximately $2 \cdot (T_1 + T_2)$, where T_1 and T_2 are the periods of the old and the new clock. Switching



may take longer if the new oscillator first has to start up. Internal oscillators start up instantaneously, but crystal oscillators may take a considerable amount of time to start the oscillation. *CLKSTAT* can be read to determine the clock switching status.

A programmable clock monitor resets the **CLKCON** register when no system clock transitions are found during a programmable time interval, thus reverts to the internal RC oscillator.

Both internal oscillators can be slaved to one of the crystal oscillators to increase the accuracy of the oscillation frequency. While the reference oscillator runs, the internal oscillator is slaved to the reference frequency by a digital frequency locked loop. When the reference oscillator is switched off, the internal oscillator continues to run unslaved with the last frequency setting.

Reset and Interrupts

After reset, the microcontroller starts executing at address 0x0000. Several events can lead to resetting the microcontroller core:

- POR or hardware RESET_N pin activated and released
- Leaving SLEEP or DEEPSLEEP mode
- Watchdog Reset
- Software Reset

The reset cause can be determined by reading the **PCON** register.

The microcontroller supports 22 interrupt sources. Each interrupt can be individually enabled and can be programmed to have one of two possible priorities. The interrupt vectors are located at 0x0003, 0x000B, ..., 0x00AB.

Debugging

A hardware debug unit considerably eases debugging compared to other 8052 microcontrollers. It allows to reliably stop the microcontroller at breakpoints even if the stack is smashed. The debug unit communicates with the host PC running the debugger using a 3 wire interface. One wire is dedicated (DBG_EN), while two wires are shared with GPIO pins (PB6, PB7). When DBG_EN is driven high, PB6 and PB7 convert to debug interface pins and the GPIO functionality is no longer available. A pin emulation feature however allows bits PINB[7:6] to be set and PORTB[7:6] and DIRB[7:6] to be read by the debugger software. This allows for example switches or LEDs connected to the PB6, PB7 pins to be emulated in the debugger software whenever the debugger is active.

In order to protect the intellectual property of the firmware developer, the debug interface can be locked using a developer-selectable 64-bit key. The debug interface is then disabled and can only be enabled with the knowledge of this 64-bit key. Therefore, unauthorized persons cannot read the firmware through the debug interface, but debugging is still possible for authorized persons. Secure erase can be initiated without key knowledge; secure erase ensures that the main FLASH array is completely erased before erasing the key, reverting the chip into factory state.

The DebugLink peripheral looks like an UART to the microcontroller, and allows exchange of data between the microcontroller and the host PC without disrupting program execution.

5.2. Timer, Output Compare and Input Capture

The AX8052F151 features three general purpose 16-bit timers. Each timer can be clocked by the system clock, any of the available oscillators, or a dedicated input pin. The timers also feature a programmable clock inversion, a programmable prescaler that can divide by powers of two, and an optional clock synchronization logic that synchronizes the clock to the system clock. All three counters are identical and feature four different counting modes, as well as a $\Sigma\Delta$ mode that can be used to output an analog value on a dedicated digital pin only employing a simple RC lowpass filter.

Two output compare units work in conjunction with one of the timers to generate PWM signals.

Two input capture units work in conjunction with one of the timers to measure transitions on an input signal.

For software timekeeping, two additional 16-bit wakeup timers with 4 16-bit event registers are provided, generating an interrupt on match events.

5.3. UART

The **AX8052F151** features two universal asynchronous receiver transmitters. They use one of the timers as baud rate generator. Word length can be programmed from 5 to 9 bits.

5.4. SPI Master/Slave Controller

The AX8052F151 features a master/slave SPI controller. Both 3 and 4 wire SPI variants are supported. In master mode, any of the on-chip oscillators or the system clock may be selected as clock source. An additional prescaler with divide by two capability provides additional clocking flexibility. Shift direction, as well as clock phase and inversion, are programmable.



5.5. ADC, Analog Comparators and Temperature Sensor




Figure 7 ADC Block Diagram

The AX8052F151 features a 10-bit, 500 kSample/s Analog to Digital converter. The ADC supports both single ended and differential measurements. It uses an internal reference of 1 V. \times 1, \times 10 and \times 0.1 gain modes are provided. The ADC may digitize signals on PA0...PA7, as well as VDD_IO and an internal temperature sensor. The user can define four channels which are then converted sequentially and stored in four separate result registers. Each channel configuration consists of the multiplexer and the gain setting.



The AX8052F151 contains an on-chip temperature sensor. Built-in calibration logic allows the temperature sensor to be calibrated in °C, °F or any other user defined temperature scale.

The AX8052F151 also features two analog comparators. Each comparator can either compare two voltages on dedicated PA pins, or one voltage against the internal 1V reference. The comparator output can be routed to a dedicated digital output pin or can be read by software. The comparators are clocked with the system clock.

5.6. DMA Controller

The AX8052F151 features a dual channel DMA engine. Each DMA channel can either transfer data from XRAM to almost any peripheral on chip, or from almost any peripheral to XRAM. Both channels may also be cross-linked for memory-memory transfers. The DMA channels use buffer descriptors to find the buffers where data is to be retrieved or placed, thus enabling very flexible buffering strategies.

The DMA channels access XRAM in a cycle steal fashion. They access XRAM whenever XRAM is not used by the microcontroller. Their priority is lower than the microcontroller, thus interfering very little with the microcontroller. Additional logic prevents starvation of the DMA controller.

5.7. AES Engine

The AX8052F151 contains a dedicated engine for the government mandated Advanced Encryption Standard (AES). It features a dedicated DMA engine and reads input data as well as key stream data from the XRAM, and writes output data into a programmable buffer in the XRAM. The round number is programmable; the chip therefore supports AES-128, AES-192, and AES-256, as well as higher security proprietary variants. Keystream (key expansion) is performed in software, adding to the flexibility of the AES engine. ECB (electronic codebook), CFB (cipher feedback) and OFB (output feedback) modes are directly supported without software intervention.

5.8. Crystal Oscillator (RF reference oscillator)

The on-chip crystal oscillator allows the use of an inexpensive quartz crystal as the RF generation subsystem's timing reference. Although a wider range of crystal frequencies can be handled by the crystal oscillator circuit, it is recommended to use 16 MHz as reference frequency for ASK and PSK modulations independent of the data rate. For FSK it is recommended to use a 16 MHz crystal for data rates below 200 kbps and 24 MHz for data rates above 200 kbps.

The oscillator circuit is enabled by programming the transceiver **AX5051_PWRMODE** register. At power-up it is not enabled.

To adjust the circuit's characteristics to the quartz crystal being used, without using additional external components, both the transconductance and the tuning capacitance of the crystal oscillator can be programmed.

The transconductance is programmed via register bits XTALOSCGM[3:0] in register **AX5051_XTALOSC**.



The integrated programmable tuning capacitor bank makes it possible to connect the oscillator directly to pins CLK16N and CLK16P without the need for external capacitors. It is programmed using bits XTALCAP[5:0] in register **AX5051_XTALCAP**.

To synchronize the receiver frequency to a carrier signal, the oscillator frequency could be tuned using the capacitor bank however, the recommended method to implement frequency synchronization is to make use of the high resolution RF frequency generation sub-system together with the Automatic Frequency Control, both are described further down.

Alternatively a single ended reference (TCXO, CXO) may be used. The CMOS levels should be applied to CLK16P via an AC coupling with the crystal oscillator enabled.

5.9. SYSCLK Output

The SYSCLK pin outputs the reference clock signal divided by a programmable integer. Divisions from 1 to 2048 are possible. For divider ratios > 1 the duty cycle is 50%. Bits SYSCLK[3:0] in the **AX5051_PINCFG1** register set the divider ratio. The SYSCLK output can be disabled.

Outputting a frequency that is identical to the IF frequency (default 1 MHz) on the SYSCLK pin is not recommended during receive operation, since it requires extensive decoupling on the PCB to avoid interference.

5.10. Power-on-reset (POR) and RESET_N Input

AX8052F151 has an integrated power-on-reset block which is edge sensitive to VDD_IO. For many common application cases no external reset circuitry is required. However, if VDD_IO ramps cannot be guaranteed, an external reset circuit is recommended. For detailed recommendations and requirements see the AX8052 Application Note: Power On Reset.

After POR or reset all registers are set to their default values.

The RESET_N pin contains a weak pull-up. However, it is strongly recommended to connect the RESET_N pin to VDD_IO if not used, for additional robustness.

The AX8052F151 can be reset by software as well. The microcontroller is reset by writing 1 to the SWRESET bit of the **PCON** register. The Transceiver can be reset by first writing 1 and then 0 to the RST bit in the **AX5051_PWRMODE** register.

5.11. Ports




Figure 8 Port pin schematic

Figure 8 shows the GPIO logic. The DIR register bit determines whether the port pin acts as an output (1) or an input (0).

If configured as an output, the PALT register bit determines whether the port pin is connected to a peripheral output (1), or used as a GPIO pin (0). In the latter case, the PORT register bit determines the port pin drive value.

If configured as an input, the PORT register bit determines whether a pull-up resistor is enabled (1) or disabled (0). Inputs have schmitt-trigger characteristic. Port A inputs may be disabled by setting the ANALOGA register bit; this prevents additional current consumption if the voltage level of the port pin is mid-way between logic low and logic high, when the pin is used as an analog input.

Port A, B and C pins may interrupt the microcontroller if their level changes. The INTCHG register bit enables the interrupt. The PIN register bit reflects the value of the port pin. Reading the PIN register also resets the interrupt if interrupt on change is enabled.



6. Transceiver

The transceiver block is controllable through its registers, which are mapped into the X data space of the microcontroller. The transceiver block features its own 4 word \times 10 bit FIFO. The microcontroller can either be interrupted at a programmable FIFO fill level, or one of the DMA channels can be instructed to transfer between XRAM and the transceiver FIFO.

6.1. RF Frequency Generation Subsystem

The RF frequency generation subsystem consists of a fully integrated synthesizer, which multiplies the reference frequency from the crystal oscillator to get the desired RF frequency. The advanced architecture of the synthesizer enables frequency resolutions of 1 Hz, as well as fast settling times of $5-50~\mu s$ depending on the settings (see section 4.3: AC Characteristics). Fast settling times mean fast start-up and fast RX/TX switching, enabling low-power system design.

For receive operation the RF frequency is fed to the mixer, for transmit operation to the power-amplifier.

The frequency must be programmed to the desired carrier frequency. The RF frequency shift by the IF frequency that is required for RX operation, is automatically set when the receiver is activated and does not need to be programmed by the user. The default IF frequency is 1 MHz. It can be programmed to other values. Changing the IF frequency and thus the centre frequency of the digital channel filter can be used to adapt the blocking performance of the device to specific system requirements.

The synthesizer loop bandwidth can be programmed. This serves three purposes:

- 1. Start-up time optimization, start-up is faster for higher synthesizer loop bandwidths
- 2. TX spectrum optimization, phase-noise at 300 kHz to 1 MHz distance from the carrier improves with lower synthesizer loop bandwidths
- 3. Adaptation of the bandwidth to the data-rate. For transmission of FSK and MSK it is required that the synthesizer bandwidth must be in the order of the data-rate.

VCO

An on-chip VCO converts the control voltage generated by the charge pump and loop filter into an output frequency. This frequency is used for transmit as well as for receive operation. The frequency can be programmed in 1 Hz steps in the **AX5051_FREQ** registers. For operation in the 433 MHz band, the BANDSEL bit in the **AX5051_PLLLOOP** register must be programmed.

VCO Auto-Ranging

The AX8052F151 has an integrated auto-ranging function, which allows to set the correct VCO range for specific frequency generation subsystem settings automatically. Typically it has to be executed after power-up. The function is initiated by setting the RNG_START bit in the AX5051_PLLRANGING register. The bit is readable and a 0 indicates the end of the ranging process. The RNGERR bit indicates the correct execution of the auto-ranging.



Loop Filter and Charge Pump

The AX8052F151 internal loop filter configuration together with the charge pump current sets the synthesizer loop band width. The loop-filter has three configurations that can be programmed via the register bits FLT[1:0] in register AX5051_PLLLOOP, the charge pump current can be programmed using register bits PLLCPI[1:0] also in register AX5051_PLLLOOP. Synthesizer bandwidths are typically 50 - 500 kHz depending on the AX5051_PLLLOOP settings, for details see the section 4.3: AC Characteristics.

Registers

Register	Bits	Purpose
AX5051_PLLLOOP		Synthesizer loop filter bandwidth, recommended usage is to increase the bandwidth for faster settling time, bandwidth increases of factor 2 and 5 are possible.
	PLLCPI[2:0]	Synthesizer charge pump current, recommended usage is to decrease the bandwidth (and improve the phase-noise) for low data-rate transmissions.
	BANDSEL	Switches between 868 MHz/915 MHz and 433 MHz bands
AX5051_FREQ		Programming of the carrier frequency
AX5051_IFFREQHI, AX5051_IFFREQLO		Programming of the IF frequency
AX5051_PLLRANGING		Initiate VCO auto-ranging and check results



6.2. RF Input and Output Stage (ANTP/ANTN)

The **AX8052F151** uses fully differential antenna pins. RX/TX switching is handled internally. An external RX/TX switch is not required.

LNA

The LNA amplifies the differential RF signal from the antenna and buffers it to drive the I/Q mixer. An external matching network is used to adapt the antenna impedance to the IC impedance. A DC feed to the regulated supply voltage VREG must be provided at the antenna pins. For recommendations, see section see the applications section.

I/Q Mixer

The RF signal from the LNA is mixed down to an IF of typically 1 MHz. I- and Q-IF signals are buffered for the analog IF filter.

PA

In TX mode the PA drives the signal generated by the frequency generation subsystem out to the differential antenna terminals. The output power of the PA is programmed via bits TXRNG[3:0] in the register **AX5051_TXPWR**. Output power as well as harmonic content will depend on the external impedance seen by the PA, recommendations are given in the applications section.

6.3. Analog IF Filter

The mixer is followed by a complex band-pass IF filter, which suppresses the down-mixed image while the wanted signal is amplified. The center frequency of the filter is 1 MHz, with a passband width of 1 MHz. The RF frequency generation subsystem must be programmed in such a way that for all possible modulation schemes the IF frequency spectrum fits into the passband of the analog filter.

6.4. Digital IF Channel Filter and Demodulator

The digital IF channel filter and the demodulator extract the data bit-stream from the incoming IF signal. They must be programmed to match the modulation scheme as well as the data-rate. Inaccurate programming will lead to loss of sensitivity.

The channel filter offers bandwidths of 40 kHz up to 600 kHz.

For detailed instructions how to program the digital channel filter and the demodulator see the AX5051 Programming Manual, an overview of the registers involved is given in the following table. The register setups typically must be done once at power-up of the device.



Registers

Register	Remarks
AX5051_CICDEC	This register programs the bandwidth of the digital channel filter.
AX5051_DATARATEHI, AX5051_DATARATELO	These registers specify the receiver bit rate, relative to the channel filter bandwidth.
AX5051_TMGGAINHI, AX5051_TMGGAINLO	These registers specify the aggressiveness of the receiver bit timing recovery. More aggressive settings allow the receiver to synchronize with shorter preambles, at the expense of more timing jitter and thus a higher bit error rate at a given signal-to-noise ratio.
AX5051_MODULATION	This register selects the modulation to be used by the transmitter and the receiver, i.e. whether ASK, PSK, FSK, MSK or OQPSK should be used.
AX5051_PHASEGAIN, AX5051_FREQGAIN, AX5051_FREQGAIN2, AX5051_AMPLGAIN	These registers control the bandwidth of the phase, frequency offset and amplitude tracking loops. Recommended settings are provided in the AX5051 Programming Manual.
AX5051_AGCATTACK, AX5051_AGCDECAY	These registers control the AGC (automatic gain control) loop slopes, and thus the speed of gain adjustments. The faster the bitrate, the faster the AGC loop should be. Recommended settings are provided in the AX5051 Programming Manual.
AX5051_TXRATE	These registers control the bit rate of the transmitter.
AX5051_FSKDEV	These registers control the frequency deviation of the transmitter in FSK mode. The receiver does not explicitly need to know the frequency deviation, only the channel filter bandwidth has to be set wide enough for the complete modulation to pass.

6.5. Encoder

The encoder is located between the Framing Unit, the Demodulator and the Modulator. It can optionally transform the bit-stream in the following ways:

- It can invert the bit stream.
- It can perform differential encoding. This means that a zero is transmitted as no change in the level, and a one is transmitted as a change in the level. Differential encoding is useful for PSK, because PSK transmissions can be received either as transmitted or inverted, due to the uncertainty of the initial phase. Differential encoding / decoding removes this uncertainty.
- It can perform Manchester encoding. Manchester encoding ensures that the modulation has no DC content and enough transitions (changes from 0 to 1 and from 1 to 0) for the demodulator bit timing recovery to function correctly, but does so at a doubling of the data rate.
- It can perform Spectral Shaping. Spectral Shaping removes DC content of the bit stream, ensures transitions for the demodulator bit timing recovery, and makes sure that the transmitted spectrum does not have discrete lines even if the transmitted data is cyclic. It does so without adding additional bits, i.e. without changing the data rate. Spectral Shaping uses a self synchronizing feedback shift register.



The encoder is programmed using the register **AX5051_ENCODING**, details and recommendations on usage are given in the AX5051 Programming Manual.

6.6. Framing and FIFO

Most radio systems today group data into packets. The framing unit is responsible for converting these packets into a bit-stream suitable for the modulator, and to extract packets from the continuous bit-stream arriving from the demodulator.

The Framing unit supports four different modes:

- HDLC
- Raw
- Raw with Preamble Match
- 802.15.4 compliant

The microcontroller communicates with the framing unit through a 4 level \times 10 bit FIFO. The FIFO decouples microcontroller timing from the radio (modulator and demodulator) timing. The bottom 8 bits of the FIFO contain transmit or receive data. The top 2 bit are used to convey meta information in HDLC and 802.15.4 modes. They are unused in Raw and Raw with Preamble Match modes. The meta information consists of packet begin / end information and the result of CRC checks.

The framing unit contains one FIFO. Its direction is switched depending on whether transmit or receive mode is selected.

The FIFO can be operated in polled or interrupt driven modes. In polled mode, the microcontroller must periodically read the FIFO status register or the FIFO count register to determine whether the FIFO needs servicing.

In interrupt mode EMPTY, NOT EMPTY, FULL, NOT FULL and programmable level interrupts are provided. Interrupts are acknowledged by removing the cause for the interrupt, i.e. by emptying or filling the FIFO.

To lower the interrupt load on the microcontroller, one of the DMA channels may be instructed to transfer data between the transceiver FIFO and the XRAM memory. This way, much larger buffers can be realized in XRAM, and interrupts need only be serviced if the larger XRAM buffers fill or empty.

HDLC Mode

Note: HDLC mode follows High-Level Data Link Control (HDLC, ISO 13239) protocol.

HDLC Mode is the main framing mode of the AX8052F151. In this mode, the AX8052F151 performs automatic packet delimiting, and optional packet correctness check by inserting and checking a cyclic redundancy check (CRC) field.

The packet structure is given in the following table.

Flag	Address	Control	Information	FCS	Flag
8 bit	8 bit	8 or 16 bit	Variable length, 0 or more bits in multiples of 8	16 / 32 bit	8 bit

HDLC packets are delimited with flag sequences of content 0x7E.

In **AX8052F151** the meaning of address and control is user defined. The Frame Check Sequence (FCS) can be programmed to be CRC-CCITT, CRC-16 or CRC-32.

The receiver checks the CRC, the result can be retrieved from the FIFO, the CRC is appended to the received data.

For details on implementing a HDLC communication see the AX5051 Programming Manual.

RAW Mode

In Raw mode, the **AX8052F151** does not perform any packet delimiting or byte synchronization. It simply serializes transmit bytes and de-serializes the received bit-stream and groups it into bytes.

This mode is ideal for implementing legacy protocols in software.

RAW Mode with Preamble Match

Raw mode with preamble match is similar to raw mode. In this mode, however, the receiver does not receive anything until it detects a user programmable bit pattern (called the preamble) in the receive bit-stream. When it detects the preamble, it aligns the de-serialization to it.

The preamble can be between 4 and 32 bits long.

802.15.4 (ZigBee) DSSS

802.15.4 uses binary phase shift keying (PSK) with 300 kbit/s (868 MHz band) or 600 kbit/s (915 MHz band) on the radio. The usable bit rate is only a 15th of the radio bit rate, however. A spreading function in the transmitter expands the user bit rate by a factor of 15, to make the transmission more robust. The despreader function of the receiver undoes that.

In 802.15.4 mode, the **AX8052F151** framing unit performs the spreading and despreading function according to the 802.15.4 specification. In receive mode, the framing unit will also automatically search for the 802.15.4 preamble, meaning that no interrupts will have to be serviced by the microcontroller until a packet start is detected.



The 802.15.4 is a universal DSSS mode, which can be used with any modulation or datarate as long as it does not violate the maximum data rate of the modulation being used. Therefore the maximum DSSS data rate is 16 kbps for FSK and 40 kbps for ASK and PSK.

6.7. RX AGC and RSSI

AX8052F151 features two receiver signal strength indicators (RSSI):

- 1. RSSI before the digital IF channel filter.
 - The gain of the receiver is adjusted in order to keep the analog IF filter output level inside the working range of the ADC and demodulator. The register **AX5051_AGCCOUNTER** contains the current value of the AGC and can be used as an RSSI. The step size of this RSSI is 0.625 dB. The value can be used as soon as the RF frequency generation subsystem has been programmed.
- 2. RSSI behind the digital IF channel filter. The demodulator also provides amplitude information in the AX5051_TRK_AMPLITUDE register. By combining both the AX5051_AGCCOUNTER and the AX5051_TRK_AMPLITUDE registers, a high resolution (better than 0.1dB) RSSI value can be computed at the expense of a few arithmetic operations on the microcontroller. Formulas for this computation can be found in the AX5051 Programming Manual.

6.8. Modulator

Depending on the transmitter settings the modulator generates various inputs for the PA:

Modulation	Bit = 0	Bit = 1	Main Lobe Bandwidth	Max. Bitrate
ASK	PA off	PA on	BW=BITRATE	600kBit/s
FSK / MSK	$\Delta f = -f_{deviation}$	$\Delta f = + f_{deviation}$	BW=(1+h) ·BITRATE	350kBit/s
PSK	$\Delta\Phi = 0^{\circ}$	$\Delta\Phi = 180^{\circ}$	BW=BITRATE	600kBit/s

h = modulation index. It is the ratio of the deviation compared to the bit-rate; $f_{deviation} = 0.5 \cdot h \cdot BITRATE$, **AX8052F151** can demodulate signals with h < 32.

ASK = amplitude shift keying

FSK = frequency shift keying

MSK = minimum shift keying; MSK is a special case of FSK, where h = 0.5, and therefore $f_{deviation} = 0.25 \cdot BITRATE$; the advantage of MSK over FSK is that it can be demodulated more robustly.

PSK = phase shift keying

OQPSK = offset quadrature shift keying. The **AX8052F151** supports OQPSK. However, unless compatibility to an existing system is required, MSK should be preferred.

All modulation schemes are binary.



6.9. Automatic Frequency Control (AFC)

The AX8052F151 has a frequency tracking register AX5051_TRKFREQ to synchronize the receiver frequency to a carrier signal. For AFC adjustment, the frequency offset can be computed with the following formula:

$$\Delta f = \frac{TRKFREQ}{2^{16}}BITRATE \times FSKMUL$$
.

FSKMUL is the FSK oversampling factor, it depends on the FSK bit rate and deviation used. To determine it for a specific case, see the AX5051 Programming Manual. For modulations other than FSK, FSKMUL=1.

6.10. PWRMODE Register

The AX8052F151 transceiver features its own independent power management, independent from the microcontroller. While the microcontroller power mode is controlled through the **PCON** register, the **AX5051_PWRMODE** register controls which parts of the transceiver are operating.

AX5051_PWRMODE register	Name	Description	
0000	POWERDOWN	All digital and analog transceiver functions, except the register file, are disabled. VREG is reduced to conserve leakage power. The registers are still accessible.	
0100	VREGON	All digital and analog transceiver functions, except the register file, are disabled. VREG, however is at its nominal value for operation, and all registers are accessible.	
0101	STANDBY	The crystal oscillator is powered on; receiver and transmitter are off.	
1000	SYNTHRX	The synthesizer is running on the receive frequency. Transmitter and receiver are still off. This mode is used to let the synthesizer settle on the correct frequency for receive.	
1001	FULLRX	Synthesizer and receiver are running.	
1100	SYNTHTX	The synthesizer is running on the transmit frequency. Transmitter and receiver are still off. This mode is used to let the synthesizer settle on the correct frequency for transmit.	
1101	FULLTX	Synthesizer and transmitter are running. Do not switch into this mode before the synthesizer has completely settled on the transmit frequency (in SYNTHTX mode), otherwise spurious spectral transmissions will occur.	



A typical **AX5051_PWRMODE** sequence for a transmit session:

Step	PWRMODE[3:0]	Remarks
1	POWERDOWN	
2	STANDBY	The settling time is dominated by the crystal used, typical value 3ms.
3	SYNTHTX	The synthesizer settling time is 5 – 50 μs depending on settings, see section AC Characteristics
4	FULLTX	Data transmission
5	SYNTHTX	This step must be programmed after FULLTX mode, or the device will not enter POWERDOWN or STANDBY mode.
6	POWERDOWN	

A typical $\textbf{AX5051_PWRMODE}$ sequence for a receive session:

Step	PWRMODE[3:0]	Remarks
1	POWERDOWN	
2	STANDBY	The settling time is dominated by the crystal used, typical value 3ms
3	SYNTHRX	The synthesizer settling time is 5 – 50 μs depending on settings, see section AC Characteristics
4	FULLRX	Data reception
5	POWERDOWN	



6.11. Voltage Regulator

The AX8052F151 transceiver uses its own dedicated on-chip voltage regulator to create a stable supply voltage for the transceiver circuitry at pin VREG from the primary supply VDD_IO. All VDDA pins of the device must be connected to VREG. The antenna pins ANTP and ANTN must be DC biased to VREG. The I/O level of the digital pins is VDD_IO.

The voltage regulator requires a $1\mu F$ low ESR capacitor at pin VREG.

In power-down mode the voltage regulator typically outputs 1.7 V at VREG, if it is powered-up its output rises to typically 2.5 V. At device power-up the regulator is in power-down mode.

The voltage regulator must be powered-up before receive or transmit operations can be initiated. This is handled automatically when programming the device modes via the **AX5051_PWRMODE** register.

Register **VREG** contains status bits that can be read to check if the regulated voltage is above 1.3 V or 2.3 V, sticky versions of the bits are provided that can be used to detect low power events (brown-out detection).



Application Information

Connecting to Debug Adapter




Figure 9 Typical application diagram with connection to the debug adapter

Short Jumper JP1-1 if it is desired to supply the target board from the Debug Adapter (50mA max). Connect the bottom exposed pad of the **AX8052F151** to ground.

If the debugger is not running, PB6 and PB7 are not driven by the Debug Adapter. If the debugger is running, the PB6 and PB7 values that the software reads may be set using the Pin Emulation feature of the debugger.

PB3 is driven by the debugger only to bring the **AX8052F151** out of Deep Sleep. It is high impedance otherwise.

The 32 kHz crystal is optional, the fast crystal at pins CLK16N and CLK16P is used as reference frequency for the RF RX/TX. Crystal load capacitances should be chosen according to the crystal 's datasheet. At pins CLK16N and CLK16P they the internal programmable capacitors may be used, at pins PA3 and PA4 capacitors must be connected externally.

It is mandatory to add $1\mu F$ (low ESR) between VREG and GND. Decoupling capacitors are not all drawn. It is recommended to add 100nF decoupling capacitor for



every VDDA and VDD_IO pin. In order to reduce noise on the antenna inputs it is recommended to add 27 pF on the VDD pins close to the antenna interface.

The AX8052F151 has an integrated voltage regulator for the analog supply voltages, which generates a stable supply voltage VREG from the voltage applied at VDD_IO. Use VREG to supply all the VDDA supply pins and also to DC power to the pins ANTP and ANTN.

7.1. Antenna Interface Circuitry

The ANTP and ANTN pins provide RF input to the LNA when AX8052F151 is in receiving mode, and RF output from the PA when AX8052F151 is in transmitting mode. A small antenna can be connected with an optional translation network. The network must provide DC power to the PA and LNA. A biasing to VREG is necessary.

Beside biasing and impedance matching, the proposed networks also provide low pass filtering to limit spurious emission.

Single-Ended Antenna Interface





Figure 10 Structure of the antenna interface to 50 Ω single-ended equipment or antenna


Frequency Band	LC1,2 [nH]	CC1,2 [pF]	LT1,2 [nH]	CT1,2 [pF]	CM1,2 [pF]	LB1,2 [nH]	CB1,2 [pF]	LF1 [nH]	CF1,2 [pF]
868 / 915 MHz	68	0.9	12	18	2.4	12	2.7	о онм	N.C.
433 MHz	120	2.2	39	7.5	6.0	27	5.2	0 ОНМ	N.C




8. QFN40 Package Information

8.1. Package Outline QFN40









DIMENSIONA	SIONAL REFERENCES Units m					
REF.	MIn.	Nom.	Maxi			
Α	0.80	0.90	1.00			
A1	0	0.02	0.05			
A3	0,20 Ref					
D	7.00 BSC					
D1	5.50 BSC					
E	5.00 BSC					
E1	3.50 BSC					
е	0.50 BSC					
ZD	0.75 BSC					
7E	0.75 BSC					

	Units: mm
REF.	TOLERANCE OF FORM AND POSITION
ممم	0.15
bbb	0.10
CCC	0.10
ddd	0.05
666	0.08


				<u>Unitsı mm</u>
LF REF#.	Symbol	MIn	Nom	Max
	b	0.18	0.25	0.30
FR9020	L	0.30	0.40	0.50
F R 9020	D2	5,30	5.40	5.50
	E2	3,30	3,40	3,50

Notes

- 1. 'e' represents the basic terminal pitch
- 2. Datum ${}^{\prime}C^{\prime}$ is the mounting surface with which the package is in contact.
- 3. '3' specifies the vertical shift of the flat part of each terminal from the mounting surface.
- 4. Dimension 'A' includes package warpage.
- 5. Dimension 'b' applies to the metallised terminal and is measured between 0.15 to 0.30 mm from the terminal tip. If the terminal has the optional radius on the other end of the terminal, the dimension 'b' should not be measured in the radius are
- 6. Package dimension take reference from JEDEC MO-220
- 7. AWLYYWW is the packaging lot code
- 8. V is the device version
- 9. RoHS



8.2. QFN40 Soldering Profile



Profile Feature		Pb-Free Process
Average Ramp-Up Rate		3 °C/sec max.
Preheat Preheat		
Temperature Min	T_{sMIN}	150°C
Temperature Max	T_{sMAX}	200°C
Time (T_{SMIN} to T_{SMAX})	t_s	60 – 180 sec
Time 25°C to Peak Temperature	T _{25 ° to Peak}	8 min max.
Reflow Phase		
Liquidus Temperature	T_L	217°C
Time over Liquidus Temperature	t_{L}	60 – 150 sec
Peak Temperature	t_p	260°C
Time within 5°C of actual Peak Temperature	T _p	20 – 40 sec
Cooling Phase		
Ramp-down rate		6°C/sec max.

Notes:

 $\label{eq:local_equation} \mbox{All temperatures refer to the top side of the package, measured on the package body surface.}$



8.3. QFN40 Recommended Pad Layout

1. PCB land and solder masking recommendations are shown in Figure 11.




Figure 11 PCB land and solder mask recommendations

- 2. Thermal vias should be used on the PCB thermal pad (middle ground pad) to improve thermal conductivity from the device to a copper ground plane area on the reverse side of the printed circuit board. The number of vias depends on the package thermal requirements, as determined by thermal simulation or actual testing.
- 3. Increasing the number of vias through the printed circuit board will improve the thermal conductivity to the reverse side ground plane and external heat sink. In general, adding more metal through the PC board under the IC will improve operational heat transfer, but will require careful attention to uniform heating of the board during assembly.

8.4. Assembly Process

Stencil Design & Solder Paste Application

- 1. Stainless steel stencils are recommended for solder paste application.
- 2. A stencil thickness of 0.125 0.150 mm (5 6 mils) is recommended for screening.
- 3. For the PCB thermal pad, solder paste should be printed on the PCB by designing a stencil with an array of smaller openings that sum to 50% of the QFN exposed pad area. Solder paste should be applied through an array of squares (or circles) as shown in Figure 12.
- 4. The aperture opening for the signal pads should be between 50-80% of the QFN pad area as shown in Figure 13.
- 5. Optionally, for better solder paste release, the aperture walls should be trapezoidal and the corners rounded.
- 6. The fine pitch of the IC leads requires accurate alignment of the stencil and the printed circuit board. The stencil and printed circuit assembly should be aligned to within + 1 mil prior to application of the solder paste.
- 7. No-clean flux is recommended since flux from underneath the thermal pad will be difficult to clean if water-soluble flux is used.




Figure 12 Solder paste application on exposed pad




Figure 13: Solder paste application on pins



Device Versions

Device Marking	AX8052 Version	AX5051 Version
AX8052F151-1	1	1
AX8052F151-2	1C	1

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free

Fax: 303-675-2176 or 800-344-3867 Toll Free

USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada.

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your

local Sales Representative