

User Defined Fault Protection and Detection,10 Ω $R_{\text{ON}},$ Quad Channel Protector

ADG5462F Data Sheet

FEATURES

User defined secondary supplies set overvoltage level Overvoltage protection up to -55 V and +55 V Power-off protection up to -55 V and +55 V Overvoltage detection on source pins Minimum secondary supply level: 4.5 V single-supply Interrupt flag indicates fault status

Low on resistance: 10Ω typical

On-resistance flatness: 0.5 Ω maximum 4 kV human body model (HBM) ESD rating Latch-up immune under any circumstance Vss to VDD analog signal range ±5 V to ±22 V dual supply operation 8 V to 44 V single-supply operation Fully specified at ± 15 V, ± 20 V, +12 V, and +36 V

APPLICATIONS

Analog input/output modules Process control/distributed control systems Data acquisition Instrumentation **Avionics Automatic test equipment Communication systems**

GENERAL DESCRIPTION


The ADG5462F contains four channels that are overvoltage protected. The channel protector is placed in series with the signal path and protects sensitive components from overvoltage faults in that path. The channel protector prevents overvoltages when powered and unpowered, and it is ideal for use in applications where correct power supply sequencing cannot always be guaranteed. The primary supply voltages define the on-resistance profile, while the secondary supply voltages define the voltage level at which the overvoltage protection engages.

When no power supplies are present, the channel remains in the off condition, and the channel inputs are high impedance. Under normal operating conditions, if the analog input signal levels on any Sx pin exceed positive fault voltage (POSFV) or negative fault voltage (NEGFV) by a threshold voltage (V_T), the channel turns off and that Sx pin becomes high impedance. If the DR pin is driven low, the drain pin (Dx) is pulled to the secondary supply voltage that was exceeded. The output profile for each DR voltage level is shown in Figure 49. Input signal levels up to -55 V or +55 V relative to ground are blocked in both the powered and unpowered conditions.

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAM



The low on-resistance of these switches, combined with the on-resistance flatness over a significant portion of the signal range make them an ideal solution for data acquisition and instrumentation applications where excellent linearity and low distortion are critical.

PRODUCT HIGHLIGHTS

- Source pins (Sx) are protected against voltages greater than the secondary supply rails (POSFV and NEGFV), up to -55 V and +55 V.
- In an unpowered state, source pins (Sx) are protected against voltages from -55 V to +55 V.
- Overvoltage detection with digital output indicates the operating state of the channels.
- Trench isolation guards against latch-up.
- Optimized for low on-resistance and on-resistance flatness.
- The ADG5462F operates from a dual power supply range of ±5 V to ±22 V or a single power supply range of 8 V to 44 V.

ADG5462F* Product Page Quick Links

Last Content Update: 11/01/2016

Comparable Parts

View a parametric search of comparable parts

Evaluation Kits <a> □

· ADG5462F Evaluation Board

Documentation <a>□

Application Notes

• AN-1380: Generating Secondary Fault Supplies for Fault Protected Switches

Data Sheet

 ADG5462F: User Defined Fault Protection and Detection, 10 Ω Ron, Quad Channel Protector Data Sheet

User Guides

• UG-908: Evaluating the ADG5462F User Defined Fault Protection and Detection, 10 Ω RON, Quad Channel Protector

Reference Materials

Press

 Analog Devices Launches Industry's First Quad-Channel Protector and Multiplexers with Programmable Fault Detection

Technical Articles

 Replacing Discrete Protection Components with Overvoltage Fault Protected Analog Switches

Design Resources

- · ADG5462F Material Declaration
- PCN-PDN Information
- · Quality And Reliability
- · Symbols and Footprints

Discussions <a>□

View all ADG5462F EngineerZone Discussions

Sample and Buy -

Visit the product page to see pricing options

Technical Support -

Submit a technical question or find your regional support number

^{*} This page was dynamically generated by Analog Devices, Inc. and inserted into this data sheet. Note: Dynamic changes to the content on this page does not constitute a change to the revision number of the product data sheet. This content may be frequently modified.

TABLE OF CONTENTS

	1
Applications	1
Functional Block Diagram	1
General Description	1
Product Highlights	
Revision History	2
Specifications	3
±15 V Dual Supply	
±20 V Dual Supply	
12 V Single Supply	
36 V Single Supply	
Continuous Current per Channel, Sx or Dx	
Absolute Maximum Ratings	
ESD Caution	
Pin Configurations and Function Descriptions	
Typical Performance Characteristics	
Test Circuits1	9
REVISION HISTORY	
1/16—Rev. A to Rev. B	
Changes to General Description Section	
	J
Changes to Channel On Leakage, Ip (On), Is (On) Maximum	
Changes to Channel On Leakage, I _D (On), I _S (On) Maximum Parameter, Table 2	
Parameter, Table 2	5
•	5 7
Parameter, Table 2	5 7
Parameter, Table 2	5 7 9
Parameter, Table 2	5 7 9 1l 7
Parameter, Table 2	5 7 9 1 1
Parameter, Table 2	579 al 7
Parameter, Table 2	579 al 7 9012
Parameter, Table 2	579 al 790122
Parameter, Table 2	579 al 7 901229
Parameter, Table 2	579 al 79012299

L	erminology	23
Γ	heory of Operation	24
	Switch Architecture	24
	User Defined Fault Protection	25
4	pplications Information	27
	Power Supply Rails	27
	Power Supply Sequencing Protection	27
	Power Supply Recommendations	27
	User Defined Signal Range	27
	Low Impedance Channel Protection	27
	High Voltage Surge Suppression	27
	Intelligent Fault Detection	28
	Large Voltage, High Frequency Signals	28
C	utline Dimensions	29
	Ordering Guide	29

SPECIFICATIONS

±15 V DUAL SUPPLY

 V_{DD} = 15 V \pm 10%, V_{SS} = –15 V \pm 10%, GND = 0 V, $C_{DECOUPLING}$ = 0.1 μF , unless otherwise noted.

Table 1.

Parameter	+25°C	−40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					$V_{DD} = +13.5 \text{ V}, V_{SS} = -13.5 \text{ V}, \text{ see Figure 35}$
Analog Signal Range			V_{DD} to V_{SS}	V	
On Resistance, R _{ON}	10			Ωtyp	$V_S = \pm 10 \text{ V, } I_S = -10 \text{ mA}$
	11.2	14	16.5	Ω max	
	9.5			Ωtyp	$V_S = \pm 9 \text{ V, } I_S = -10 \text{ mA}$
	10.7	13.5	16	Ω max	
On-Resistance Match Between Channels, ΔR _{ON}	0.05			Ωtyp	$V_S = \pm 10 \text{ V}, I_S = -10 \text{ mA}$
	0.5	0.6	0.7	Ω max	
	0.05			Ωtyp	$V_S = \pm 9 \text{ V, } I_S = -10 \text{ mA}$
	0.35	0.5	0.5	Ωmax	
On-Resistance Flatness, R _{FLAT(ON)}	0.6			Ωtyp	$V_S = \pm 10 \text{ V}, I_S = -10 \text{ mA}$
	0.9	1.1	1.1	Ωmax	
	0.1			Ωtyp	$V_S = \pm 9 \text{ V, } I_S = -10 \text{ mA}$
	0.4	0.5	0.5	Ωmax	
Threshold Voltage, V _T	0.7			V typ	See Figure 23
LEAKAGE CURRENTS				7.	$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
Channel On Leakage, ID (On), IS (On)	±0.3			nA typ	$V_S = V_D = \pm 10 \text{ V}$, see Figure 36
3, 4, 4, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7,	±1.5	±2.0	±4.5	nA max	
FAULT					
Source Leakage Current, Is					
With Overvoltage			±78	μA typ	$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}, \text{ GND} = 0 \text{ V},$ $V_{S} = \pm 55 \text{ V}, \text{ see Figure } 37$
Power Supplies Grounded or Floating			±40	μA typ	$V_{DD} = 0 \text{ V or floating}, V_{SS} = 0 \text{ V or floating},$ $GND = 0 \text{ V}, V_S = \pm 55 \text{ V}, \text{ see Figure 38}$
Drain Leakage Current, ID					$DR = floating or V_{DD}$
With Overvoltage	±2.0			nA typ	$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}, \text{GND} = 0 \text{ V}, V_{S} = \pm 55 \text{ V}, \text{ see Figure } 37$
	±8.0	±15	±49	nA max	
Power Supplies Grounded	±10			nA typ	$V_{DD} = 0 \text{ V}, V_{SS} = 0 \text{ V}, \text{ GND} = 0 \text{ V}, \\ V_{S} = \pm 55 \text{ V}, \text{ see Figure 38}$
	±30	±50	±100	nA max	_
Power Supplies Floating	±10	±10	±10	μA typ	V_{DD} = floating, V_{SS} = floating, GND = 0 V, V_{S} = ±55 V, see Figure 38
DIGITAL INPUTS/OUTPUTS (DR/FF)					
Input Voltage High, V _{INH}			2.0	V min	
Input Voltage Low, V _{INL}			0.8	V max	
Input Current, I _{INL} or I _{INH}	±0.7			μA typ	$V_{IN} = V_{GND}$ or V_{DD}
			±1.2	μA max	
Digital Input Capacitance, C _{IN}	5.0			pF typ	
Output Voltage High, V _{OH}	2.0			V min	
Output Voltage Low, V _{OL}	0.8			V max	

Parameter	+25°C	−40°C to +85°C	−40°C to +125°C	Unit	Test Conditions/Comments
DYNAMIC CHARACTERISTICS ¹					
Overvoltage Response Time, tresponse	460			ns typ	$R_L = 1 \text{ k}\Omega$, $C_L = 2 \text{ pF}$, see Figure 42
	585	615	630	ns max	
Overvoltage Recovery Time, trecovery	720			ns typ	$R_L = 1 \text{ k}\Omega$, $C_L = 2 \text{ pF}$, see Figure 43
	930	1050	1100	ns max	
Drain Pull-Up/Pull-Down Time Following Overvoltage, tresponse (DR)	4			μs typ	C _L = 12 pF, see Figure 47
Interrupt Flag Response Time, t _{DIGRESP}	85		115	ns typ	$C_L = 12 \text{ pF, see Figure 44}$
Interrupt Flag Recovery Time, tdigrec	60		85	μs typ	$C_L = 12 \text{ pF, see Figure 45}$
	600			ns typ	$C_L = 12 \text{ pF, } R_{PULLUP} = 1 \text{ k}\Omega, \text{ see Figure 46}$
Channel-to-Channel Crosstalk	-90			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$, see Figure 39
Total Harmonic Distortion Plus Noise, THD + N	0.0015			% typ	$R_L = 10 \text{ k}\Omega$, $V_S = 15 \text{ V p-p}$, $f = 20 \text{ Hz to } 20 \text{ kHz}$, see Figure 41
−3 dB Bandwidth	318			MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$, see Figure 40
Insertion Loss	-0.8			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$, see Figure 40
C_D (On), C_S (On)	24			pF typ	$V_S = 0 V, f = 1 MHz$
POWER REQUIREMENTS					$V_{DD} = POSFV = +16.5 \text{ V}, V_{SS} = NEGFV = -16.5 \text{ V}$ GND = 0 V
Normal Mode					
I _{DD}	0.9			mA typ	
Iposfv	0.1			mA typ	
$I_{DD} + I_{POSFV}$	1.2		1.3	mA max	
Ignd	0.4			mA typ	
	0.55		0.6	mA max	
Iss	0.5			mA typ	
I _{NEGFV}	0.1			mA typ	
Iss + Inegfv	0.65		0.7	mA max	
Fault Mode					$V_S = \pm 55 \text{ V}$
I _{DD}	1.2			mA typ	
I _{POSFV}	0.1			mA typ	
I _{DD} + I _{POSFV}	1.6		1.8	mA max	
I_{GND}	0.8			mA typ	
	1.0		1.1	mA max	
I _{ss}	0.5			mA typ	
Inegfv	0.1			mA typ	
Iss + Inegev	1.0		1.8	mA max	
V_{DD}/V_{SS}			±5	V min	GND = 0 V
			±22	V max	GND = 0 V

¹ Guaranteed by design; not subject to production test.

±20 V DUAL SUPPLY

 $V_{\text{DD}} = 20 \text{ V} \pm 10\%, V_{\text{SS}} = -20 \text{ V} \pm 10\%, GND = 0 \text{ V}, C_{\text{DECOUPLING}} = 0.1 \text{ \mu F, unless otherwise noted.}$

Table 2.

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					$V_{DD} = +18 \text{ V}, V_{SS} = -18 \text{ V}, \text{ see Figure 35}$
Analog Signal Range			V_{DD} to V_{SS}	V	
On Resistance, R _{ON}	10			Ωtyp	$V_S = \pm 15 \text{ V}, I_S = -10 \text{ mA}$
	11.5	14.5	16.5	Ω max	
	9.5			Ωtyp	$V_S = \pm 13.5 \text{ V}, I_S = -10 \text{ mA}$
	11	14	16.5	Ω max	
On-Resistance Match Between Channels, ΔR_{ON}	0.05			Ωtyp	$V_S = \pm 15 \text{ V}, I_S = -10 \text{ mA}$
	0.35	0.5	0.5	Ω max	
	0.05			Ωtyp	$V_S = \pm 13.5 \text{ V}, I_S = -10 \text{ mA}$
	0.35	0.5	0.5	Ωmax	
On-Resistance Flatness, R _{FLAT(ON)}	1.0			Ωtyp	$V_S = \pm 15 \text{ V}, I_S = -10 \text{ mA}$
	1.4	1.5	1.5	Ωmax	
	0.1			Ωtyp	$V_S = \pm 13.5 \text{ V}, I_S = -10 \text{ mA}$
	0.4	0.5	0.5	Ωmax	
Threshold Voltage, V _T	0.7			V typ	See Figure 23
LEAKAGE CURRENTS					$V_{DD} = +22 \text{ V}, V_{SS} = -22 \text{ V}$
Channel On Leakage, I _D (On), I _S (On)	±0.3			nA typ	$V_S = V_D = \pm 15 \text{ V}$, see Figure 36
5	±1.5	±2.0	±4.5	nA max	
FAULT					
Source Leakage Current, Is					
With Overvoltage			±78	μA typ	$V_{DD} = +22 \text{ V}, V_{SS} = -22 \text{ V}, \text{ GND} = 0 \text{ V}, V_{S} = \pm 55 \text{ V}, \text{ see Figure } 37$
Power Supplies Grounded or Floating			±40	μA typ	$V_{DD} = 0 \text{ V}$ or floating, $V_{SS} = 0 \text{ V}$ or floating, $GND = 0 \text{ V}$, $V_{S} = \pm 55 \text{ V}$, see Figure 38
Drain Leakage Current, I _D					DR = floating or V _{DD}
With Overvoltage	±5.0			nA typ	$V_{DD} = +22 \text{ V}, V_{SS} = -22 \text{ V}, \text{ GND} = 0 \text{ V}, V_{S} = \pm 55 \text{ V}, \text{ see Figure } 37$
	±1.0	±1.0	±1.0	μA max	
Power Supplies Grounded	±10			nA typ	$V_{DD} = 0 \text{ V}, V_{SS} = 0 \text{ V}, \text{GND} = 0 \text{ V}, \\ V_{S} = \pm 55 \text{ V}, \text{ see Figure 38}$
	±30	±50	±100	nA max	_
Power Supplies Floating	±10	±10	±10	μA typ	V_{DD} = floating, V_{SS} = floating, GND = 0 V, V_S = ±55 V, see Figure 38
DIGITAL INPUTS/OUTPUTS					-
Input Voltage High, V _{INH}			2.0	V min	
Input Voltage Low, V _{INL}			0.8	V max	
Input Current, I _{INL} or I _{INH}	0.7			μA typ	$V_{IN} = V_{GND}$ or V_{DD}
, , , , , , , , , , , , , , , , , , , ,			1.2	μA max	
Digital Input Capacitance, C _{IN}	5.0			pF typ	
Output Voltage High, V _{он}	2.0			V min	
Output Voltage Low, Vol	0.8	1	1	V max	

Parameter	+25°C	−40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
DYNAMIC CHARACTERISTICS ¹					
Overvoltage Response Time, tresponse	370			ns typ	$R_L = 1 \text{ k}\Omega$, $C_L = 2 \text{ pF}$, see Figure 42
	480	500	515	ns max	
Overvoltage Recovery Time, trecovery	840			ns typ	$R_L = 1 \text{ k}\Omega$, $C_L = 2 \text{ pF}$, see Figure 43
	1200	1400	1700	ns max	
Drain Pull-Up/Pull-Down Time Following Overvoltage, tresponse (DR)	4			μs typ	$C_L = 12 \text{ pF, see Figure 47}$
Interrupt Flag Response Time, tDIGRESP	85		115	ns typ	$C_L = 12 \text{ pF, see Figure 44}$
Interrupt Flag Recovery Time, tdigrec	60		85	μs typ	$C_L = 12 \text{ pF, see Figure 45}$
	600			ns typ	$C_L = 12 \text{ pF, } R_{PULLUP} = 1 \text{ k}\Omega, \text{ see Figure 46}$
Channel-to-Channel Crosstalk	-90			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$, see Figure 39
Total Harmonic Distortion Plus Noise, THD + N	0.001			% typ	$R_L = 10 \text{ k}\Omega$, $V_S = 20 \text{ V p-p}$, $f = 20 \text{ Hz to } 20 \text{ kHz}$, see Figure 41
–3 dB Bandwidth	310			MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$, see Figure 40
Insertion Loss	-0.8			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$, see Figure 40
C_D (On), C_S (On)	23			pF typ	$V_S = 0 V, f = 1 MHz$
POWER REQUIREMENTS					$V_{DD} = POSFV = +22 V$, $V_{SS} = NEGFV = -22 V$
Normal Mode					
I _{DD}	0.9			mA typ	
IPOSFV	0.1			mA typ	
IDD + IPOSFV	1.2		1.3	mA max	
Ignd	0.4			mA typ	
	0.55		0.6	mA max	
Iss	0.5			mA typ	
Inegfv	0.1			mA typ	
Iss + I _{NEGFV}	0.65		0.7	mA max	
Fault Mode					$V_S = \pm 55 \text{ V}$
lod	1.2			mA typ	
I _{POSFV}	0.1			mA typ	
IDD + IPOSFV	1.6		1.8	mA max	
I_{GND}	0.8			mA typ	
	1.0		1.1	mA max	
I_{SS}	0.5			mA typ	
I _{NEGFV}	0.1			mA typ	
Iss + Inegfv	1.0		1.8	mA max	
V_{DD}/V_{SS}			±5	V min	GND = 0 V
			±22	V max	GND = 0 V

¹ Guaranteed by design; not subject to production test.

12 V SINGLE SUPPLY

 V_{DD} = 12 V \pm 10%, V_{SS} = 0 V, GND = 0 V, $C_{\text{DECOUPLING}}$ = 0.1 μF , unless otherwise noted.

Table 3.

Parameter	+25°C	−40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					$V_{DD} = +10.8 \text{ V}, V_{SS} = 0 \text{ V}, \text{ see Figure 35}$
Analog Signal Range			0 V to V _{DD}	V	
On Resistance, R _{ON}	22			Ω typ	$V_S = 0 \text{ V to } +10 \text{ V}, I_S = -10 \text{ mA}$
	24.5	31	37	Ω max	
	10			Ω typ	$V_S = +3.5 \text{ V to } +8.5 \text{ V}, I_S = -10 \text{ mA}$
	11.2	14	16.5	Ω max	
On-Resistance Match Between Channels, ΔR_{ON}	0.05			Ω typ	$V_S = 0 \text{ V to } +10 \text{ V}, I_S = -10 \text{ mA}$
	0.5	0.6	0.7	Ω max	
	0.05			Ω typ	$V_S = +3.5 \text{ V to } +8.5 \text{ V, } I_S = -10 \text{ mA}$
	0.5	0.6	0.7	Ωmax	
On-Resistance Flatness, R _{FLAT(ON)}	12.5			Ω typ	$V_S = 0 \text{ V to } +10 \text{ V}, I_S = -10 \text{ mA}$
	14.5	19	23	Ωmax	
	0.6			Ωtyp	$V_S = +3.5 \text{ V to } +8.5 \text{ V, } I_S = -10 \text{ mA}$
	0.9	1.1	1.3	Ωmax	
Threshold Voltage, V _T	0.7			V typ	See Figure 23
LEAKAGE CURRENTS					$V_{DD} = +13.2 \text{ V}, V_{SS} = 0 \text{ V}$
Channel On Leakage, ID (On), Is (On)	±0.3			nA typ	$V_{S} = V_{D} = 1 \text{ V}/10 \text{ V}$, see Figure 36
-	±1.5	±2.0	±4.5	nA max	
FAULT					
Source Leakage Current, Is					
With Overvoltage			±78	μA typ	$V_{DD} = +13.2 \text{ V}, V_{SS} = 0 \text{ V}, \text{ GND} = 0 \text{ V},$ $V_{S} = \pm 55 \text{ V}, \text{ see Figure 37}$
Power Supplies Grounded or Floating			±40	u A tvo	$V_{DD} = 0 \text{ V or floating, } V_{SS} = 0 \text{ V or floating,}$
rower supplies drounded of Floating			_ ±40	μA typ	GND = 0 V of floating, $VSS = 0 V$ of floating, $VSS = 0 V$ of floating,
Drain Leakage Current, I _D					DR = floating or V _{DD}
With Overvoltage	±2.0			nA typ	$V_{DD} = +13.2 \text{ V}, V_{SS} = 0 \text{ V}, \text{GND} = 0 \text{ V}, V_{S} = \pm 55 \text{ V},$ see Figure 37
	±8.0	±15	±49	nA max	seerigate si
Power Supplies Grounded	±10			nA typ	$V_{DD} = 0 \text{ V}, V_{SS} = 0 \text{ V}, \text{GND} = 0 \text{ V},$
Tower Supplies Grounded	-10			III Cyp	$V_{s} = \pm 55 \text{ V}$, see Figure 38
	±30	±50	±100	nA max	
Power Supplies Floating	±10	±10	±10	μA typ	V_{DD} = floating, V_{SS} = floating, GND = 0 V, V_{S} = ±55 V, see Figure 38
DIGITAL INPUTS/OUTPUTS					
Input Voltage High, V _{INH}			2.0	V min	
Input Voltage Low, V _{INL}			0.8	V max	
Input Current, Inc or Inh	0.7		3.0	μΑ typ	$V_{IN} = V_{GND} \text{ or } V_{DD}$
THE CONTENTS HINE OF HINE	0.7		1.2	μΑ typ μΑ max	VIII VOIND OI VOD
Digital Input Capacitance, C _{IN}	5.0		1.2	pF typ	
Output Voltage High, Voh	2.0			V min	
Output Voltage Flight, Vol	0.8			V max	
Output voitage Low, Vol	0.0	1		villax	

Parameter	+25°C	−40°C to +85°C	−40°C to +125°C	Unit	Test Conditions/Comments
DYNAMIC CHARACTERISTICS ¹					
Overvoltage Response Time, tresponse	560			ns typ	$R_L = 1 \text{ k}\Omega$, $C_L = 2 \text{ pF}$, see Figure 42
	660	700	720	ns max	
Overvoltage Recovery Time, trecovery	640			ns typ	$R_L = 1 \text{ k}\Omega$, $C_L = 2 \text{ pF}$, see Figure 43
	800	865	960	ns max	
Drain Pull-Up/Pull-Down Time Following Overvoltage, tresponse (DR)	4			μs typ	C _L = 12 pF, see Figure 47
Interrupt Flag Response Time, tDIGRESP	85		115	ns typ	$C_L = 12 \text{ pF, see Figure 44}$
Interrupt Flag Recovery Time, tdigrec	60		85	μs typ	C _L = 12 pF, see Figure 45
	600			ns typ	$C_L = 12 \text{ pF, } R_{PULLUP} = 1 \text{ k}\Omega, \text{ see Figure 46}$
Channel-to-Channel Crosstalk	-90			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$, see Figure 39
Total Harmonic Distortion Plus Noise, THD + N	0.007			% typ	$R_L = 10 \text{ k}\Omega$, $V_S = 6 \text{ V p-p}$, $f = 20 \text{ Hz to } 20 \text{ kHz}$, see Figure 41
−3 dB Bandwidth	284			MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$, see Figure 40
Insertion Loss	-0.9			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$, see Figure 40
C_D (On), C_S (On)	25			pF typ	$V_S = 6 V, f = 1 MHz$
POWER REQUIREMENTS					$V_{DD} = +13.2 \text{ V}, V_{SS} = 0 \text{ V},$ digital inputs = 0 V, 5 V, or V_{DD}
Normal Mode					
I _{DD}	0.9			mA typ	
IPOSFV	0.1			mA typ	
$I_{DD} + I_{POSFV}$	1.2		1.3	mA max	
I _{GND}	0.4			mA typ	
	0.55		0.6	mA max	
Iss	0.5			mA typ	
I _{NEGFV}	0.1			mA typ	
Iss + Inegfv	0.65		0.7	mA max	
Fault Mode					$V_S = \pm 55 \text{ V}$
lod	1.2			mA typ	
I _{POSFV}	0.1			mA typ	
I _{DD} + I _{POSFV}	1.6		1.8	mA max	
I_{GND}	0.8			mA typ	
	1.0		1.1	mA max	
I _{SS}	0.5			mA typ	Digital inputs = 5 V
Inegfv	0.1			mA typ	
Iss + Inegfv	1.0		1.8	mA max	$V_S = \pm 55 \text{ V}, V_D = 0 \text{ V}$
V_{DD}			8	V min	GND = 0 V
			44	V max	GND = 0 V

¹ Guaranteed by design; not subject to production test.

36 V SINGLE SUPPLY

 V_{DD} = 36 V \pm 10%, V_{SS} = 0 V, GND = 0 V, $C_{\text{DECOUPLING}}$ = 0.1 μF , unless otherwise noted.

Table 4.

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					$V_{DD} = +32.4 \text{ V}, V_{SS} = 0 \text{ V}, \text{ see Figure 35}$
Analog Signal Range			$0 V to V_{DD}$	V	
On Resistance, R _{ON}	22			Ωtyp	$V_S = 0 \text{ V to } +30 \text{ V, } I_S = -10 \text{ mA}$
	24.5	31	37	Ω max	
	10			Ωtyp	$V_S = +4.5 \text{ V to } +28 \text{ V}, I_S = -10 \text{ mA}$
	11	14	16.5	Ωmax	
On-Resistance Match Between Channels, ΔR _{ON}	0.05			Ωtyp	$V_S = 0 \text{ V to } +30 \text{ V}, I_S = -10 \text{ mA}$
	0.5	0.6	0.7	Ωmax	
	0.05			Ωtyp	$V_s = +4.5 \text{ V to } +28 \text{ V}, I_s = -10 \text{ mA}$
	0.35	0.5	0.5	Ωmax	
On-Resistance Flatness, R _{FLAT(ON)}	12.5			Ωtyp	$V_s = 0 \text{ V to } +30 \text{ V, } I_s = -10 \text{ mA}$
,	14.5	19	23	Ω max	
	0.1			Ωtyp	$V_S = +4.5 \text{ V to } +28 \text{ V}, I_S = -10 \text{ mA}$
	0.4	0.5	0.5	Ω max	
Threshold Voltage, V _T	0.7			V typ	See Figure 23
LEAKAGE CURRENTS				71	$V_{DD} = +39.6 \text{ V}, V_{SS} = 0 \text{ V}$
Channel On Leakage, I _D (On), I _S (On)	±0.3			nA typ	$V_S = V_D = 1 \text{ V}/30 \text{ V}$, see Figure 36
=	±1.5	±2.0	±4.5	nA max	15 19 1,000 1,000 13
FAULT					
Source Leakage Current, Is					
With Overvoltage			±78	μA typ	$V_{DD} = +39.6 \text{ V}, V_{SS} = 0 \text{ V}, \text{ GND} = 0 \text{ V},$ $V_{S} = -40 \text{ V} \text{ to } +55 \text{ V}, \text{ see Figure 37}$
Power Supplies Grounded or Floating			±40	μA typ	$V_{DD} = 0 \text{ V or floating, } V_{SS} = 0 \text{ V or floating, GND} = 0 \text{ V, } V_{S} = +55 \text{ V, } -40 \text{ V, see Figure 38}$
Drain Leakage Current, ID					$DR = floating or V_{DD}$
With Overvoltage	±2.0			nA typ	$V_{DD} = +39.6 \text{ V}, V_{SS} = 0 \text{ V}, \text{ GND} = 0 \text{ V},$ $V_{S} = -40 \text{ V} \text{ to } +55 \text{ V}, \text{ see Figure } 37$
	±8.0	±15	±49	nA max	_
Power Supplies Grounded	±10			nA typ	$V_{DD} = 0 \text{ V}, V_{SS} = 0 \text{ V}, \text{ GND} = 0 \text{ V},$ $V_{S} = -40 \text{ V} \text{ to} +55 \text{ V}, \text{ see Figure 38}$
	±30	±50	±100	nA max	_
Power Supplies Floating	±10	±10	±10	μA typ	V_{DD} = floating, V_{SS} = floating, GND = 0 V, V_{S} = -40 V to +55 V, see Figure 38
DIGITAL INPUTS/OUTPUTS					_
Input Voltage High, V _{INH}			2.0	V min	
Input Voltage Low, V _{INL}			0.8	V max	
Input Current, I _{INL} or I _{INH}	0.7			μA typ	$V_{IN} = V_{GND} \text{ or } V_{DD}$
			1.2	μA max	
Digital Input Capacitance, C _{IN}	5.0			pF typ	
Output Voltage High, V _{OH}	2.0			V min	
Output Voltage Low, V _{OL}	0.8			V max	

Parameter	+25°C	−40°C to +85°C	−40°C to +125°C	Unit	Test Conditions/Comments
DYNAMIC CHARACTERISTICS ¹					
Overvoltage Response Time, tresponse	250			ns typ	$R_L = 1 \text{ k}\Omega$, $C_L = 2 \text{ pF}$, see Figure 42
	350	360	375	ns max	
Overvoltage Recovery Time, trecovery	1500			ns typ	$R_L = 1 \text{ k}\Omega$, $C_L = 2 \text{ pF}$, see Figure 43
	2000	2300	2700	ns max	
Drain Pull-Up/Pull-Down Time Following Overvoltage, tresponse (DR)	4			μs typ	C _L = 12 pF, see Figure 47
Interrupt Flag Response Time, tDIGRESP	85		115	ns typ	$C_L = 12$ pF, see Figure 44
Interrupt Flag Recovery Time, tdigrec	60		85	μs typ	C _L = 12 pF, see Figure 45
	600			ns typ	$C_L = 12 \text{ pF, } R_{PULLUP} = 1 \text{ k}\Omega, \text{ see Figure 46}$
Channel-to-Channel Crosstalk	-90			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$, see Figure 39
Total Harmonic Distortion Plus Noise, THD + N	0.001			% typ	$R_L = 10 \text{ k}\Omega$, $V_S = 18 \text{ V p-p}$, $f = 20 \text{ Hz to } 20 \text{ kHz}$, see Figure 41
−3 dB Bandwidth	321			MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$, see Figure 40
Insertion Loss	-0.8			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$, see Figure 4
C_D (On), C_S (On)	23			pF typ	$V_S = 18 \text{ V, } f = 1 \text{ MHz}$
POWER REQUIREMENTS					$V_{DD} = 39.6 \text{ V}, V_{SS} = 0 \text{ V},$ digital inputs = 0 V, 5 V, or V_{DD}
Normal Mode					
IDD	0.9			mA typ	
Iposfv	0.1			mA typ	
$I_{DD} + I_{POSFV}$	1.2		1.3	mA max	
Ignd	0.4			mA typ	
	0.55		0.6	mA max	
I _{SS}	0.5			mA typ	
I _{NEGFV}	0.1			mA typ	
Iss + Inegfv	0.65		0.7	mA max	
Fault Mode					$V_S = -40 \text{ V to } +55 \text{ V}$
I _{DD}	1.2			mA typ	
I _{POSFV}	0.1			mA typ	
I _{DD} + I _{POSFV}	1.6		1.8	mA max	
I_{GND}	0.8			mA typ	
	1.0		1.1	mA max	
I _{ss}	0.5			mA typ	
Inegfv	0.1			mA typ	
Iss + I _{NEGFV}	1.0		1.8	mA max	
V_{DD}			8	V min	GND = 0 V
			44	V max	GND = 0 V

¹ Guaranteed by design; not subject to production test.

CONTINUOUS CURRENT PER CHANNEL, Sx OR Dx

Table 5.

Parameter	25°C	85°C	125°C	Unit	Test Conditions/Comments
16-Lead TSSOP					
$\theta_{JA} = 112.6$ °C/W	83	59	39	mA max	$V_S = V_{SS} + 4.5 \text{ V to } V_{DD} - 4.5 \text{ V}$
	64	48	29	mA max	$V_S = V_{SS}$ to V_{DD}
16-Lead LFCSP					
$\theta_{JA} = 30.4$ °C/W	152	99	61	mA max	$V_S = V_{SS} + 4.5 \text{ V to } V_{DD} - 4.5 \text{ V}$
	118	81	53	mA max	$V_S = V_{SS}$ to V_{DD}

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Table 6.

VoD to VoS48 VVoD to GND-0.3 V to +48 VVSS to GND-48 V to +0.3 VPOSFV to GND-0.3 V to VDD + 0.3 VNEGFV to GNDVSS - 0.3V to +0.3 VSx Pins to GND-55 V to +55 VSx to VDD or VSS80 VVs to VDNEGFV - 0.7 V to POSFV + 0.7 V or 30 mA, whichever occurs firstDigital Input (DR pin) to GNDGND - 0.7 V to 48 V or 30 mA, whichever occurs firstPeak Current, Sx or Dx Pins288 mA (pulsed at 1 ms, 10% duty cycle maximum)Continuous Current, Sx or Dx PinsData³ + 15%Digital Output (FF pin)GND - 0.7 V to 6 V or 30 mA, whichever occurs firstDx Pins, Overvoltage State, DR = GND, Load CurrentTmAOperating Temperature Range-40°C to +125°CStorage Temperature Range-65°C to +150°CJunction Temperature150°CThermal Impedance, θJA112.6°C/W16-Lead LFCSP (4-Layer Board)112.6°C/W16-Lead LFCSP (4-Layer Board)112.6°C/W16-Lead LFCSP (4-Layer Board)112.6°C/W16-Lead LFCSP (4-Layer Board)112.6°C/W16-Lead LFCSP (4-Layer Board)4 kV16-Lead LFCSP (4-Layer Board)4 kV	Parameter	Rating
$V_{DD} \text{ to GND} \\ V_{SS} \text{ to GND} \\ POSFV \text{ to GND} \\ NEGFV \text{ to GND} \\ NEGFV \text{ to GND} \\ SX \text{ Pins to GND} \\ SX \text{ pins to GND} \\ SX \text{ to V}_{DD} \text{ or V}_{SS} \\ V_S \text{ to V}_D \\ DX \text{ Pins}^{1,2} \text{ to GND} \\ DX \text{ pins}^{1,2} to GN$		_
V _{SS} to GND POSFV to GND NEGFV to GND NEGFV to GND Sx Pins to GND Sx Pins to GND Sx to V _{DD} or V _{SS} V _S to V _D Dx Pins ^{1,2} to GND Peak Current, Sx or Dx Pins Digital Input (DR pin) to GND Continuous Current, Sx or Dx Pins Digital Output (FF pin) Dx Pins, Overvoltage State, DR = GND, Load Current Operating Temperature Range Junction Temperature Thermal Impedance, θ _{JA} 16-Lead TSSOP (4-Layer Board) 16-Lead LFCSP (4-Layer Board) 16-Lead LFCSP (4-Layer Board) Reflow Soldering Peak Temperature, Pb-Free ESD (HBM: ESDA/JEDEC JS-001-2011) Input/Output Port to Input/Output Port Input/Output Port PSS V to +0.3 V O -0.3 V to +0.3 V O NEGFV - 0.7 V to POSFV + 0.7 V or 30 mA, whichever occurs first SBN MA (pulsed at 1 ms, 10% duty cycle maximum) Data ³ + 15% GND - 0.7 V to 6 V or 30 mA, whichever occurs first 1 mA -40°C to +125°C -65°C to +125°C -65°C to +150°C 150°C 112.6°C/W As per JEDEC J-STD-020 4 kV 4 kV	55 55	
POSFV to GND NEGFV to GND NEGFV to GND Sx Pins to GND Sx Pins to GND Sx to V _{DD} or V _{SS} V _S to V _D Dx Pins ^{1, 2} to GND Continuous Current, Sx or Dx Pins Digital Output (FF pin) Dx Pins, Overvoltage State, DR = GND, Load Current Operating Temperature Range Storage Temperature Range Junction Temperature Thermal Impedance, θ _{JA} 16-Lead TSSOP (4-Layer Board) 16-Lead LFCSP (4-Layer Board) 16-Lead LFCSP (4-Layer Board) Reflow Soldering Peak Temperature, Pb-Free ESD (HBM: ESDA/JEDEC JS-001-2011) Input/Output Port to Input/Output Port PSS V to V _{DD} + 0.3 V V _{SS} - 0.3V to V DD + 0.3 V V _{SS} - 0.3V to +0.3 V NEGFV - 0.7 V to POSFV + 0.7 V or 30 mA, whichever occurs first 288 mA (pulsed at 1 ms, 10% duty cycle maximum) Data ³ + 15% GND - 0.7 V to 6 V or 30 mA, whichever occurs first 1 mA -40°C to +125°C -65°C to +150°C 150°C 112.6°C/W As per JEDEC J-STD-020 4 kV 4 kV	100 11 111	
NEGFV to GND Sx Pins to GND Sx to V _{DD} or V _{SS} V _S to V _D Dx Pins ^{1, 2} to GND Digital Input (DR pin) to GND Continuous Current, Sx or Dx Pins Digital Output (FF pin) Dx Pins, Overvoltage State, DR = GND, Load Current Operating Temperature Range Junction Temperature Thermal Impedance, θ _{JA} 16-Lead TSSOP (4-Layer Board) 16-Lead LFCSP (4-Layer Board) 16-Lead LFCSP (4-Layer Board) Temperature, Pb-Free ESD (HBM: ESDA/JEDEC JS-001-2011) Input/Output Port to Input/Output Port NEGFV - 0.7 V to POSFV + 0.7 V or 30 mA, whichever occurs first 288 mA (pulsed at 1 ms, 10% duty cycle maximum) Data ³ + 15% GND - 0.7 V to 6 V or 30 mA, whichever occurs first 1 mA -40°C to +125°C -65°C to +125°C -65°C to +150°C 150°C 112.6°C/W 30.4°C/W As per JEDEC J-STD-020	. 33 14	
Sx Pins to GND Sx to V _{DD} or V _{SS} V _S to V _D Dx Pins ^{1, 2} to GND Digital Input (DR pin) to GND Peak Current, Sx or Dx Pins Peak Current, Sx or Dx Pins Digital Output (FF pin) Dx Pins, Overvoltage State, DR = GND, Load Current Operating Temperature Range Junction Temperature Thermal Impedance, θ _{JA} 16-Lead LFCSP (4-Layer Board) 16-Lead LFCSP (4-Layer Board) Reflow Soldering Peak Temperature, Pb-Free ESD (HBM: ESDA/JEDEC JS-001-2011) Input/Output Port to Input/Output Port 80 V 80 V NEGFV – 0.7 V to POSFV + 0.7 V or 30 mA, whichever occurs first 288 mA (pulsed at 1 ms, 10% duty cycle maximum) Data ³ + 15% GND – 0.7 V to 6 V or 30 mA, whichever occurs first 1 mA -40°C to +125°C -65°C to +125°C -65°C to +150°C 150°C 112.6°C/W 30.4°C/W As per JEDEC J-STD-020		
Sx to V _{DD} or V _{SS} V _S to V _D Dx Pins ^{1, 2} to GND Digital Input (DR pin) to GND Digital Input (DR pin) to GND Peak Current, Sx or Dx Pins Peak Current, Sx or Dx Pins Continuous Current, Sx or Dx Pins Digital Output (FF pin) Dx Pins, Overvoltage State, DR = GND, Load Current Operating Temperature Range Junction Temperature Thermal Impedance, θ _{JA} 16-Lead TSSOP (4-Layer Board) 16-Lead LFCSP (4-Layer Board) 112.6°C/W As per JEDEC J-STD-020 4 kV 4 kV		133 0.01 12 . 1.0
V _S to V _D Dx Pins ^{1, 2} to GND Digital Input (DR pin) to GND Digital Input (DR pin) to GND Peak Current, Sx or Dx Pins Peak Current, Sx or Dx Pins Digital Output (FF pin) Dx Pins, Overvoltage State, DR = GND, Load Current Operating Temperature Range Storage Temperature Range Junction Temperature Thermal Impedance, θ _{JA} 16-Lead TSSOP (4-Layer Board) 16-Lead LFCSP (4-Layer Board) 16-Lead LFCSP (4-Layer Board) Temperature, Pb-Free ESD (HBM: ESDA/JEDEC JS-001-2011) Input/Output Port to Input/Output Port NEGFV - 0.7 V to POSFV + 0.7 V or 30 mA, whichever occurs first GND - 0.7 V to 48 V or 30 mA, whichever occurs first 1 ms, 10% duty cycle maximum) Data ³ + 15% GND - 0.7 V to 6 V or 30 mA, whichever occurs first 1 mA -40°C to +125°C -65°C to +150°C 150°C 112.6°C/W 30.4°C/W As per JEDEC J-STD-020		
Dx Pins¹.² to GND Digital Input (DR pin) to GND Digital Input (DR pin) to GND Peak Current, Sx or Dx Pins Peak Current, Sx or Dx Pins Digital Output (FF pin) Dx Pins, Overvoltage State, DR = GND, Load Current Operating Temperature Range Storage Temperature Range Junction Temperature Thermal Impedance, θ _{JA} 16-Lead LFCSP (4-Layer Board) 16-Lead LFCSP (4-Layer Board) Temperature, Pb-Free ESD (HBM: ESDA/JEDEC JS-001-2011) Input/Output Port to Input/Output Port NEGFV - 0.7 V to POSFV + 0.7 V or 30 mA, whichever occurs first GND - 0.7 V to 48 V or 30 mA, whichever occurs first 1 ms, 10% duty cycle maximum) Data³ + 15% GND - 0.7 V to 6 V or 30 mA, whichever occurs first 1 mA -40°C to +125°C -65°C to +150°C 150°C 112.6°C/W 30.4°C/W As per JEDEC J-STD-020	· · · · · · · · · · · · · · · · · · ·	
Digital Input (DR pin) to GND Peak Current, Sx or Dx Pins Peak Current, Sx or Dx Pins Continuous Current, Sx or Dx Pins Digital Output (FF pin) Dx Pins, Overvoltage State, DR = GND, Load Current Operating Temperature Range Junction Temperature Thermal Impedance, θ _{JA} 16-Lead TSSOP (4-Layer Board) 16-Lead LFCSP (4-Layer Board) Reflow Soldering Peak Temperature, Pb-Free ESD (HBM: ESDA/JEDEC JS-001-2011) Input/Output Port to Supplies Input/Output Port Dinut/Output Port O.7 V to 48 V or 30 mA, whichever occurs first CND – 0.7 V to 6 V or 30 mA, whichever occurs first 1 mA -40°C to +125°C -65°C to +150°C 150°C 112.6°C/W 30.4°C/W As per JEDEC J-STD-020		
Digital Input (DR pin) to GND Peak Current, Sx or Dx Pins Peak Current, Sx or Dx Pins Continuous Current, Sx or Dx Pins Digital Output (FF pin) Digital Output (FF pin) Dx Pins, Overvoltage State, DR = GND, Load Current Operating Temperature Range Storage Temperature Range Junction Temperature Thermal Impedance, θ _{JA} 16-Lead TSSOP (4-Layer Board) 16-Lead LFCSP (4-Layer Board) 16-Lead LFCSP (4-Layer Board) Reflow Soldering Peak Temperature, Pb-Free ESD (HBM: ESDA/JEDEC JS-001-2011) Input/Output Port to Supplies Input/Output Port GND - 0.7 V to 48 V or 30 mA, whichever occurs first 288 mA (pulsed at 1 ms, 10% duty cycle maximum) Data³ + 15% GND - 0.7 V to 6 V or 30 mA, whichever occurs first 1 mA -40°C to +125°C -65°C to +150°C 150°C 112.6°C/W 30.4°C/W As per JEDEC J-STD-020	Dx Pins ^{1,2} to GND	0.7 V or 30 mA, whichever
whichever occurs first 288 mA (pulsed at 1 ms, 10% duty cycle maximum) Data³ + 15% GND - 0.7 V to 6 V or 30 mA, whichever occurs first 288 mA (pulsed at 1 ms, 10% duty cycle maximum) Data³ + 15% GND - 0.7 V to 6 V or 30 mA, whichever occurs first 1 mA Dx Pins, Overvoltage State, DR = GND, Load Current Operating Temperature Range Storage Temperature Range Junction Temperature Thermal Impedance, θ _{JA} 16-Lead TSSOP (4-Layer Board) 16-Lead LFCSP (4-Layer Board) 16-Lead LFCSP (4-Layer Board) Reflow Soldering Peak Temperature, Pb-Free ESD (HBM: ESDA/JEDEC JS-001-2011) Input/Output Port to Input/Output Port whichever occurs first 288 mA (pulsed at 1 ms, 10% duty cycle maximum) Data³ + 15% GND - 0.7 V to 6 V or 30 mA, whichever occurs first 1 mA 1 mA 112.6°C to +125°C -65°C to +150°C 150°C 4 kV 4 kV 4 kV		
Continuous Current, Sx or Dx Pins Digital Output (FF pin) Dx Pins, Overvoltage State, DR = GND, Load Current Operating Temperature Range Storage Temperature Range Junction Temperature Thermal Impedance, θ _{JA} 16-Lead LFCSP (4-Layer Board) 16-Lead LFCSP (4-Layer Board) Reflow Soldering Peak Temperature, Pb-Free ESD (HBM: ESDA/JEDEC JS-001-2011) Input/Output Port to Input/Output Port 10% duty cycle maximum) Data³ + 15% GND - 0.7 V to 6 V or 30 mA, whichever occurs first 1 mA -40°C to +125°C -65°C to +150°C 150°C 112.6°C/W As per JEDEC J-STD-020	Digital Input (DR pin) to GND	•
Continuous Current, Sx or Dx Pins Digital Output (FF pin) Dx Pins, Overvoltage State, DR = GND, Load Current Operating Temperature Range Storage Temperature Range Junction Temperature Thermal Impedance, θ _{JA} 16-Lead TSSOP (4-Layer Board) 16-Lead LFCSP (4-Layer Board) Reflow Soldering Peak Temperature, Pb-Free ESD (HBM: ESDA/JEDEC JS-001-2011) Input/Output Port to Input/Output Port Data³ + 15% GND - 0.7V to 6 V or 30 mA, whichever occurs first 1 mA -40°C to +125°C -65°C to +150°C 150°C 112.6°C/W As per JEDEC J-STD-020 4 kV 4 kV	Peak Current, Sx or Dx Pins	•
whichever occurs first Dx Pins, Overvoltage State, DR = GND, Load Current Operating Temperature Range Storage Temperature Range Junction Temperature Thermal Impedance, θ _{JA} 16-Lead TSSOP (4-Layer Board) 16-Lead LFCSP (4-Layer Board) Reflow Soldering Peak Temperature, Pb-Free ESD (HBM: ESDA/JEDEC JS-001-2011) Input/Output Port to Supplies Input/Output Port whichever occurs first 1 mA -40°C to +125°C -65°C to +150°C 150°C 112.6°C/W 30.4°C/W As per JEDEC J-STD-020	Continuous Current, Sx or Dx Pins	· •
Dx Pins, Overvoltage State, DR = GND, Load Current Operating Temperature Range Storage Temperature Range Junction Temperature Thermal Impedance, θ _{JA} 16-Lead TSSOP (4-Layer Board) 16-Lead LFCSP (4-Layer Board) Reflow Soldering Peak Temperature, Pb-Free ESD (HBM: ESDA/JEDEC JS-001-2011) Input/Output Port to Supplies Input/Output Port Input/Output Port Input/Output Port Input/Output Port Input/Output Port	Digital Output (FF pin)	GND - 0.7 V to 6 V or 30 mA,
DR = GND, Load Current Operating Temperature Range Storage Temperature Range Junction Temperature Thermal Impedance, θ _{JA} 16-Lead TSSOP (4-Layer Board) 16-Lead LFCSP (4-Layer Board) Reflow Soldering Peak Temperature, Pb-Free ESD (HBM: ESDA/JEDEC JS-001-2011) Input/Output Port to Supplies Input/Output Port Input/Output Port		whichever occurs first
Operating Temperature Range Storage Temperature Range Junction Temperature Thermal Impedance, θ _{JA} 16-Lead TSSOP (4-Layer Board) 16-Lead LFCSP (4-Layer Board) Reflow Soldering Peak Temperature, Pb-Free ESD (HBM: ESDA/JEDEC JS-001-2011) Input/Output Port to Supplies Input/Output Port -40°C to +125°C -65°C to +150°C 150°C 112.6°C/W 30.4°C/W As per JEDEC J-STD-020 4 kV 4 kV	, ,	1 mA
Storage Temperature Range Junction Temperature Thermal Impedance, θ_{JA} 16-Lead TSSOP (4-Layer Board) 16-Lead LFCSP (4-Layer Board) Reflow Soldering Peak Temperature, Pb-Free ESD (HBM: ESDA/JEDEC JS-001-2011) Input/Output Port to Supplies Input/Output Port Input/Output Port -65°C to +150°C 150°C 112.6°C/W 30.4°C/W As per JEDEC J-STD-020 4 kV 4 kV	DR = GND, Load Current	
Junction Temperature Thermal Impedance, θ_{JA} 16-Lead TSSOP (4-Layer Board) 16-Lead LFCSP (4-Layer Board) Reflow Soldering Peak Temperature, Pb-Free ESD (HBM: ESDA/JEDEC JS-001-2011) Input/Output Port to Supplies Input/Output Port Input/Output Port	Operating Temperature Range	−40°C to +125°C
Thermal Impedance, θ _{JA} 16-Lead TSSOP (4-Layer Board) 16-Lead LFCSP (4-Layer Board) Reflow Soldering Peak Temperature, Pb-Free ESD (HBM: ESDA/JEDEC JS-001-2011) Input/Output Port to Supplies Input/Output Port Input/Output Port	Storage Temperature Range	−65°C to +150°C
16-Lead TSSOP (4-Layer Board) 16-Lead LFCSP (4-Layer Board) Reflow Soldering Peak Temperature, Pb-Free ESD (HBM: ESDA/JEDEC JS-001-2011) Input/Output Port to Supplies Input/Output Port to Input/Output Port	Junction Temperature	150°C
16-Lead LFCSP (4-Layer Board) Reflow Soldering Peak Temperature, Pb-Free ESD (HBM: ESDA/JEDEC JS-001-2011) Input/Output Port to Supplies Input/Output Port to Input/Output Port	Thermal Impedance, θ _{JA}	
Reflow Soldering Peak Temperature, Pb-Free ESD (HBM: ESDA/JEDEC JS-001-2011) Input/Output Port to Supplies Input/Output Port to Input/Output Port	16-Lead TSSOP (4-Layer Board)	112.6°C/W
Temperature, Pb-Free ESD (HBM: ESDA/JEDEC JS-001-2011) Input/Output Port to Supplies Input/Output Port to Input/Output Port	16-Lead LFCSP (4-Layer Board)	30.4°C/W
ESD (HBM: ESDA/JEDEC JS-001-2011) Input/Output Port to Supplies Input/Output Port to Input/Output Port 4 kV Input/Output Port	Reflow Soldering Peak	As per JEDEC J-STD-020
Input/Output Port to Supplies 4 kV Input/Output Port to 4 kV Input/Output Port	Temperature, Pb-Free	
Input/Output Port to 4 kV Input/Output Port	ESD (HBM: ESDA/JEDEC JS-001-2011)	
Input/Output Port	Input/Output Port to Supplies	4 kV
·		4 kV
All Other Pins 4 kV	•	
	All Other Pins	4 kV

¹ Overvoltages at the Dx pins are clamped by internal diodes. Limit current to the maximum ratings given.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Only one absolute maximum rating can be applied at any one time.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

² POSFV and NEGFV must not exceed V_{DD} and V_{SS}, respectively.

³ See Table 5.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 2. TSSOP Pin Configuration




Figure 3. LFCSP Pin Configuration

Table 7. Pin Function Descriptions

Pin No.		_			
TSSOP	LFCSP	Mnemonic	Description		
1	15	NEGFV	Negative Fault Voltage. This pin provides the negative supply voltage that determines the overvoltage protection level. If a secondary supply is not used, connect this pin to V _{SS} .		
2	16	D1	Drain Terminal 1. This pin can be an input or an output.		
3	1	S1	Overvoltage Protected Source Terminal 1. This pin can be an input or an output.		
4	2	V _{SS}	Most Negative Power Supply Potential.		
5	3	GND	Ground (0 V) Reference.		
6	4	S4	Overvoltage Protected Source Terminal 4. This pin can be an input or an output.		
7	5	D4	Drain Terminal 4. This pin can be an input or an output.		
8	6	DR	Drain Response Digital Input. Tying this pin to GND enables the drain to pull to POSFV or NEGFV during an overvoltage fault condition. The default condition of the drain is open-circuit when the pin is left floating or if it is tied to V _{DD} .		
9	7	NIC	Not Internally Connected.		
10	8	D3	Drain Terminal 3. This pin can be an input or an output.		
11	9	S3	Overvoltage Protected Source Terminal 3. This pin can be an input or an output.		
12	10	FF	Fault Flag Digital Output. This pin has a high output (nominally 3 V) when the device is in normal operation or a low output when a fault condition occurs on any of the Sx inputs. The FF pin has a weak internal pull-up that allows the signals to be combined into a single interrupt for larger modules that contain multiple devices.		
13	11	V_{DD}	Most Positive Power Supply Potential.		
14	12	S2	Overvoltage Protected Source Terminal 2. This pin can be an input or an output.		
15	13	D2	Drain Terminal 2. This pin can be an input or an output.		
16	14	POSFV	Positive Fault Voltage. This pin provides the positive supply voltage that determines the overvoltage protection level. If a secondary supply is not used, connect this pin to V _{DD} .		
	EP	Exposed Pad	The exposed pad is connected internally. For increased reliability of the solder joints and maximum thermal capability, it is recommended that the pad be soldered to the lowest supply voltage, Vss.		

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. On Resistance (R_{ON}) as a Function of V_S , V_D (Dual Supply)




Figure 5. On Resistance (R_{ON}) as a Function of V_S , V_D (12 V Single Supply)




Figure 6. On Resistance (R_{ON}) as a Function of V_S , V_D (36 V Single Supply)




Figure 7. On Resistance (R_{ON}) as a Function of $V_{S_2}V_D$ for Different Temperatures, ± 15 V Dual Supply




Figure 8. On Resistance (R_{ON}) as a Function of V_S , V_D for Different Temperatures, ± 20 V Dual Supply




Figure 9. On Resistance (R_{ON}) as a Function of V_S , V_D for Different Temperatures, 12 V Single Supply




Figure 10. On Resistance (R_{ON}) as a Function of V_S , V_D for Different Temperatures, 36 V Single Supply




Figure 11. Leakage Current vs. Temperature, ±15 V Dual Supply




Figure 12. Leakage Current vs. Temperature, ±20 V Dual Supply




Figure 13. Leakage Current vs. Temperature, 12 V Single Supply




Figure 14. Leakage Current vs. Temperature, 36 V Single Supply




Figure 15. Drain Overvoltage Leakage Current vs. Temperature, ±15 V Dual Supply




Figure 16. Drain Overvoltage Leakage Current vs. Temperature, ±20 V Dual Supply




Figure 17. Drain Overvoltage Leakage Current vs. Temperature, 12 V Single Supply




Figure 18. Overvoltage Leakage Current vs. Temperature, 36 V Single Supply




Figure 19. Crosstalk vs. Frequency, ± 15 V Dual Supply




Figure 20. AC Power Supply Rejection Ratio (ACPSRR) vs. Frequency, ±15 V Dual Supply




Figure 21. THD + N vs. Frequency, ±15 V Dual Supply




Figure 22. Bandwidth vs. Frequency




Figure 23. Threshold Voltage (V_T) vs. Temperature




Figure 24. Large Voltage Signal Tracking vs. Frequency




Figure 25. Drain Output Response to Positive Overvoltage (DR = Floating or High)




Figure 26. Drain Output Recovery from Positive Overvoltage (DR = Floating or High)




Figure 27. Drain Output Response to Positive Overvoltage (DR = GND)




Figure 28. Drain Output Recovery from Positive Overvoltage (DR = GND)




Figure 29. Drain Output Response to Negative Overvoltage (DR = Floating or High)




Figure 30. Drain Output Recovery from Negative Overvoltage (DR = Floating or High)




Figure 31. Drain Output Response to Negative Overvoltage (DR = GND)




Figure 32. Drain Output Recovery from Negative Overvoltage (DR = GND)




Figure 33. Drain Output Response to Positive Overvoltage (DR = High to Low)




Figure 34. Drain Output Response to Negative Overvoltage (DR = High to Low)

TEST CIRCUITS




Figure 35. On Resistance




Figure 36. On Leakage




Figure 37. Switch Overvoltage Leakage




Figure 38. Switch Unpowered Leakage




Figure 39. Channel-to-Channel Crosstalk




Figure 40. Bandwidth




Figure 41. THD + N




Figure 42. Overvoltage Response Time, t_{RESPONSE}




Figure 43. Overvoltage Recovery Time, trecovery




Figure 44. Interrupt Flag Response Time, tdigresp




Figure 45. Interrupt Flag Recovery Time, tDIGREC




Figure 46. Interrupt Flag Recovery Time, t_{DIGREC} , with a 1 $k\Omega$ Pull-Up Resistor




Figure 47. Drain Enable Time with Overvoltage, tresponse (DR)

TERMINOLOGY

I_{DD}

I_{DD} represents the positive primary supply current.

\mathbf{I}_{ss}

Iss represents the negative primary supply current.

IPOSEX

I_{POSFV} represents the positive secondary supply current.

INECES

INEGFV represents the negative secondary supply current.

V_D, V_S

 V_{D} and V_{S} represent the analog voltage on the Dx pins and the Sx pins, respectively.

Ron

 R_{ON} represents the ohmic resistance between the Dx pins and the Sx pins.

ΔR_{ON}

 $\Delta R_{\rm ON}$ represents the difference between the $R_{\rm ON}$ of any two channels.

R_{FLAT(ON)}

R_{FLAT(ON)} is the flatness that is defined as the difference between the maximum and minimum value of on resistance measured over the specified analog signal range.

I_D (On), I_S (On)

 I_D (On) and I_S (On) represent the channel leakage currents with the switch on.

V_{INL}

 $V_{\mbox{\scriptsize INL}}$ is the maximum input voltage for Logic 0.

V_{INH}

 V_{INH} is the minimum input voltage for Logic 1.

I_{INL} , I_{INH}

 I_{INL} and I_{INH} represent the low and high input currents of the digital inputs.

$C_D(On), C_S(On)$

C_D (On) and C_S (On) represent the on switch capacitances, which are measured with reference to ground.

C_{IN}

C_{IN} is the digital input capacitance.

tDIGRESE

 t_{DIGRESP} is the time required for the FF pin to go low (0.3 V), measured with respect to voltage on the source pin exceeding the supply voltage by 0.5 V.

tdigred

 t_{DIGREC} is the time required for the FF pin to return high, measured with respect to voltage on the Sx pin falling below the supply voltage plus 0.5 V.

tresponse

 t_{RESPONSE} represents the delay between the source voltage exceeding the supply voltage by 0.5 V and the drain voltage falling to 90% of the supply voltage.

trecovery

 $t_{\texttt{RECOVERY}}$ represents the delay between an overvoltage on the Sx pin falling below the supply voltage plus 0.5 V and the drain voltage rising from 0 V to 10% of the supply voltage.

tresponse (DR)

tresponse (DR) represents the delay between the voltage at the DR pin falling from a high to low signal and the output of the drain pin reaching 90% of either POSFV or NEGFV

Channel-to-Channel Crosstalk

Crosstalk is a measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

-3 dB Bandwidth

Bandwidth is the frequency at which the output is attenuated by 3 dB.

On Response

On response is the frequency response of the on switch.

Insertion Loss

Insertion loss is the loss due to the on resistance of the switch.

Total Harmonic Distortion Plus Noise (THD + N)

THD + N is the ratio of the harmonic amplitude plus noise of the signal to the fundamental.

AC Power Supply Rejection Ratio (ACPSRR)

ACPSRR is the ratio of the amplitude of signal on the output to the amplitude of the modulation. ACPSRR is a measure of the ability of the device to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The dc voltage on the device is modulated by a sine wave of 0.62 V p-p.

\mathbf{V}_{T}

 $V_{\text{\tiny T}}$ is the voltage threshold at which the overvoltage protection circuitry engages. See Figure 23

THEORY OF OPERATION

SWITCH ARCHITECTURE

Each channel of the ADG5462F consists of a parallel pair of NDMOS and PDMOS transistors. This construction provides excellent performance across the signal range. The ADG5462F channels present only as a typical impedance of 10 Ω when input signals with a voltage between POSFV and NEGFV are applied.

Additional internal circuitry enables the switch to detect overvoltage inputs by comparing the voltage on the source pin (Sx) with POSFV and NEGFV. A signal is considered overvoltage if it exceeds the secondary supply voltages by the voltage threshold (V_T). The threshold voltage is typically 0.7 V, but it ranges from 0.8 V at -40° C down to 0.6 V at $+125^{\circ}$ C. See Figure 23 to see the change in V_T with operating temperature.

The maximum voltage that can be applied to any source input is -55~V or +55~V. When the device is powered using a single supply of 25 V or greater, the maximum negative signal level is reduced. It reduces from -55~V at $V_{\rm DD}$ = +25~V to -40~V at $V_{\rm DD}$ = +40~V to remain within the 80 V maximum rating. Construction of the silicon process allows the channel to withstand 80 V across the switch when it is opened. These overvoltage limits apply whether the power supplies are present or not.




Figure 48. Switch Channel and Control Function

When an overvoltage condition is detected on a source pin (Sx), the switch automatically opens and the source pin (Sx) becomes high impedance and ensures that no current flows through the switch. If the DR pin is driven low, the drain pin (Dx) is pulled to the supply that was exceeded. For example, if the source voltage exceeds POSFV, the drain output pulls to POSFV. The same is true for NEGFV. In Figure 27, the voltage on the drain pin (Dx) clamps to the POSFV voltage when the source voltage exceeds POSFV by V_T. If the DR pin is allowed to float or is driven high, the drain pin (Dx) also goes open circuit. In Figure 25, the voltage on the drain pin (Dx) follows the voltage on the source pin (Sx) until the switch turns off completely and the drain voltage discharges through the load. The output response for each drain pin configuration is shown in Figure 49. The maximum voltage on the drain is limited by the internal ESD diodes and the rate at which the output voltage discharges is dependent on the load at the pin.




Figure 49. Drain Output Response During Overvoltage Condition

During overvoltage conditions, the leakage current into and out of the source pins (Sx) is limited to tens of microamperes. If the DR pin is allowed to float or is driven high, only nanoamperes of leakage are seen on the drain pins (Dx). If the DR pin is driven low, the drain pin (Dx) is pulled to the rail. The device that pulls the drain pin to the rail has an impedance of approximately 40 k Ω ; therefore, the Dx pin current is limited to about 1 mA during a shorted load condition. This internal impedance also determines the minimum external load resistance required to ensure that the drain pin is pulled to the desired voltage level during a fault.

When an overvoltage event occurs, the channels undisturbed by the overvoltage input continue to operate normally without additional crosstalk.

ESD Performance

The ADG5462F has an ESD rating of 4 kV for the human body model.

The drain pins (Dx) have ESD protection diodes to the secondary supply rails, and the voltage at these pins must not exceed the secondary supply voltage.

The source pins (Sx) have specialized ESD protection that allows the signal voltage to reach ± 55 V with a ± 22 V dual supply, and from -40 V to +55 V with a +40 V single supply. See Figure 48 for the switch channel overview. Exceeding ± 55 V on any source input may damage the ESD protection circuitry on the device.

Trench Isolation

In the ADG5462F, an insulating oxide layer (trench) is placed between the NDMOS and the PDMOS transistors of each channel. Parasitic junctions, which occur between the transistors in junction isolated switches, are eliminated, and the result is a switch that is latch-up immune under all circumstances. This device passes a JESD78D latch-up test of ± 500 mA for 1 sec, which is the harshest test in the specification.




Figure 50. Trench Isolation

USER DEFINED FAULT PROTECTION

POSFV and NEGFV are required secondary power supplies that set the level at which the overvoltage protection is engaged. POSFV can be supplied from 4.5 V up to $V_{\rm DD}$, and NEGFV can be supplied from $V_{\rm SS}$ to 0 V. If a secondary supply is not available, these pins (POSFV and NEGFV) must be connected to $V_{\rm DD}$ (POSFV) and $V_{\rm SS}$ (NEGFV). The overvoltage protection then engages at the primary supply voltages. When the voltages at the source inputs exceed POSFV or NEGFV by $V_{\rm T}$, the channel turns off or, if the device is unpowered, the channel remains off. The source input remains high impedance, and if the DR pin is driven low, the drain pulls to either POSFV or NEGFV. Signal levels up to -55 V and +55 V are blocked in both the powered and unpowered condition as long as the 80 V limitation between the source and supply pins is met.

Power-On Protection

For the channel to be in the on condition, the following three conditions must be satisfied:

- The primary supply must be V_{DD} to $V_{SS} \ge 8$ V.
- For POSFV, the secondary supply must be between 4.5 V and V_{DD}, and for NEGFV, the secondary supply must be between V_{SS} and 0 V.
- The input signal must be between NEGFV V_T and POSFV + V_T .

When the channel is on, signal levels up to the secondary supply rails are passed.

The channel responds to an analog input that exceeds POSFV or NEGFV by a threshold voltage (V_T) by turning off. The absolute input voltage limits are -55 V and +55 V, while maintaining an 80 V limit between the source pin (Sx) and the supply rails. The switch remains off until the voltage at the source pin (Sx) returns to between POSFV and NEGFV.

The fault response time ($t_{RESPONSE}$) when powered by a ± 15 V dual supply is typically 460 ns, and the fault recovery time ($t_{RECOVERY}$) is 720 ns. These values vary with supply voltage and output load conditions.

The maximum stress across the channel and between the source pin (Sx) and any supply pin is 80 V; therefore, pay close attention to this limit if using the device in a single-supply configuration and a negative overvoltage is applied to the device.

For example, consider the case where the device is set up in a single supply configuration, as shown in Figure 51.

- $V_{DD} = POSFV = 36 \text{ V}, V_{SS} = NEGFV = GND = 0 \text{ V}$
- S1 = +36 V, S2 = +5 V, and S3 = -40 V
- The voltage difference from S1 to $V_{\rm DD}/POSFV=0$ V, and to $V_{SS}/NEGFV=36$ V
- The voltage difference from S2 to $V_{\rm DD}/POSFV = 31$ V, and to $V_{SS}/NEGFV = 5$ V
- The voltage difference from S3 to V_{DD}/POSFV = 76 V, and to V_{SS}/NEGFV = 40 V

These calculations are all within device specifications: 55 V maximum fault on source inputs and a maximum of 80 V across the channel or to a supply pin. The voltage on a source pin (Sx) cannot go below –44 V to stay within +80 V maximum.




Figure 51. ADG5462F in Single-Supply Configuration Under Overvoltage Conditions

Power-Off Protection

When no power supplies are present, the channel remains in the off condition, and the switch inputs are high impedance. This state ensures that no current flows and prevents damage to the switch or downstream circuitry. The switch output is a virtual open circuit.

The switch remains off regardless of whether the primary and secondary supplies are 0 V or floating. A GND reference must always be present to ensure proper operation. Signal levels of up to ± 55 V are blocked in the unpowered condition.

Digital Input Protection

The ADG5462F can tolerate digital input signals being present on the device without power. The digital input is protected against positive faults up to 44 V. The digital input does not offer protection against negative overvoltages. ESD protection diodes connected to GND are present on the digital input.

Overvoltage Interrupt Flag

The voltages on the source inputs of the ADG5462F are continuously monitored, and an active low digital output pin (FF) indicates the state of the switches.

The voltage on the FF pin indicates if any of the source input pins are experiencing a fault condition. The output of the FF pin is a nominal 3 V when all source pins (Sx) are within normal operating range. If any source pin (Sx) voltage exceeds the supply voltage by V_T , the FF output reduces to below 0.8 V.

APPLICATIONS INFORMATION

The overvoltage protected family of switches and multiplexers provide robust solutions for instrumentation, industrial, automotive, aerospace, and other harsh environments where overvoltage signals can be present, and the system must remain operational both during and after the overvoltage has occurred.

POWER SUPPLY RAILS

To guarantee correct operation of the device, 0.1 μF decoupling capacitors are required on the primary and secondary supplies. If they are driven from the same supply, then one set of 0.1 μF decoupling capacitors is sufficient.

The secondary supplies (POSFV and NEGFV) provide the current required to operate the fault protection and, therefore, must be low impedance supplies. Therefore, they can be derived from the primary supply by using a resistor divider and buffer.

The secondary supply rails (POSFV and NEGFV) must not exceed the primary supply rails ($V_{\rm DD}$ and $V_{\rm SS}$) because this can lead to a signal passing through the switch unintentionally.

The ADG5462F can operate with bipolar supplies between $\pm 5~V$ and $\pm 22~V$. The supplies on V_{DD} and V_{SS} need not be symmetrical but the V_{DD} and V_{SS} range must not exceed 44 V. The ADG5462F can also operate with single supplies between 8 V and 44 V with V_{SS} connected to GND.

The ADG5462F is fully specified at ± 15 V, ± 20 V, ± 12 V, and ± 36 V supply ranges.

POWER SUPPLY SEQUENCING PROTECTION

The channels remain open when the device is unpowered and signals from –55 V to +55 V can be applied without damaging the device. Only when the supplies are connected, and the signal is within normal operating range, do the channels close. Placing the ADG5462F between external connectors and sensitive components offers protection in systems where a signal is presented to the source pins (Sx) before the supply voltages are available.

POWER SUPPLY RECOMMENDATIONS

Analog Devices, Inc., has a wide range of power management products to meet the requirements of most high performance signal chains.

An example of a bipolar power solution is shown in Figure 52. The ADP7118 and ADP7182 can be used to generate clean positive and negative rails from the dual switching regulator output. These rails can power the ADG5462F, an amplifier, and/or a precision converter in a typical signal chain.




Figure 52. Bipolar Power Solution

Table 8. Recommended Power Management Devices

Product	Description
ADP7118	20 V, 200 mA, low noise, CMOS low dropout regulator (LDO)
ADP7142	40 V, 200 mA, low noise, CMOS LDO
ADP7182	–28 V, –200 mA, low noise, linear regulator

USER DEFINED SIGNAL RANGE

The primary supplies define the on-resistance profile of the channels, while the secondary supplies define the signal range. Using voltages on POSFV and NEGFV that are lower than $V_{\rm DD}$ and $V_{\rm SS}$, the required signal can benefit from the flat on resistance in the center of the full signal capabilities of the device.

LOW IMPEDANCE CHANNEL PROTECTION

The ADG5462F can be used as a protective element in signal chains that are sensitive to both channel impedance and overvoltage signals. Traditionally, series resistors are used to limit the current during an overvoltage condition to protect susceptible components.

These series resistors affect the performance of the signal chain and reduce the precision that can be reached. A compromise must be reached on the value of the series resistance that is high enough to sufficiently protect sensitive components but low enough that the precision performance of the signal chain is not sacrificed.

The ADG5462F enables the designer to remove these resistors and retain the precision performance without compromising the protection of the circuit.

HIGH VOLTAGE SURGE SUPPRESSION

The ADG5462F is not intended for use in very high voltage applications. The maximum operating voltage of the transistor is 80 V. In applications where the inputs are likely to be subject to overvoltages exceeding the breakdown voltage, use transient voltage suppressors (TVSs) or similar.

INTELLIGENT FAULT DETECTION

The ADG5462F digital output pin (FF) can interface with a microprocessor or control system and be used as an interrupt flag. This feature provides real-time diagnostic information on the state of the device and the system to which it connects.

The control system can use the digital interrupt to start a variety of actions, such as

- Initiating investigation into the source of the overvoltage fault
- Shutting down critical systems in response to the overvoltage
- Signaling the data recorders to mark data during these events as unreliable or out of specification

For systems that are sensitive during a start-up sequence, the active low operation of the flag allows the system to ensure that the ADG5462F is powered on and that all input voltages are within normal operating range before initiating operation.

The FF pin is a weak pull-up, which allows the signals to be combined into a single interrupt for larger modules that contain multiple devices.


The interrupt flag recovery time, t_{DIGREC} , can be decreased from a typical 60 μ s to 600 ns by using a 1 $k\Omega$ pull-up resistor.

The DR pin can also be used for diagnostic purposes. The FF pin provides an interrupt that indicates one of the four channels has a fault. The DR pin can then be pulled low to find which of the channels has a fault as well as the polarity of the fault. For example, if an ADC downstream is monitoring the channel, a full-scale reading then indicates a positive fault, and a zero-scale reading indicates a negative fault.

LARGE VOLTAGE, HIGH FREQUENCY SIGNALS


Figure 24 illustrates the voltage range and frequencies that the ADG5462F can reliably convey. For signals that extend across the full signal range from V_{SS} to V_{DD} , keep the frequency less than 3 MHz. If the required frequency is greater than 3 MHz, decrease the signal range appropriately to ensure signal integrity.

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-153-AB

Figure 53. 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16) Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-220-WGGC.

Figure 54. 16-Lead Lead Frame Chip Scale Package [LFCSP_WQ] 4 mm × 4 mm Body, Very Very Thin Quad (CP-16-17) Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
ADG5462FBRUZ	−40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG5462FBRUZ-RL7	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG5462FBCPZ-RL7	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-16-17

¹ Z = RoHS Compliant Part.

