

**Austin SuperLynx™ SIP Non-isolated Power Modules:
3.0Vdc –5.5Vdc Input; 0.75Vdc to 3.63Vdc Output; 16A Output Current**

RoHS Compliant



Applications

- Distributed power architectures
- Intermediate bus voltage applications
- Telecommunications equipment
- Servers and storage applications
- Networking equipment
- Enterprise Networks
- Latest generation IC's (DSP, FPGA, ASIC) and Microprocessor powered applications

Features

- Compliant to RoHS EU Directive 2002/95/EC (-Z versions)
- Compliant to ROHS EU Directive 2002/95/EC with lead solder exemption (non-Z versions)
- Delivers up to 16A output current
- High efficiency – 95% at 3.3V full load ($V_{IN} = 5.0V$)
- Small size and low profile:
50.8 mm x 12.7 mm x 8.10 mm
(2.00 in x 0.5 in x 0.32 in)
- Low output ripple and noise
- High Reliability:
Calculated MTBF > 6.8M hours at 25°C Full-load
- Constant switching frequency (300 kHz)
- Output voltage programmable from 0.75 Vdc to 3.63Vdc via external resistor
- Line Regulation: 0.3% (typical)
- Load Regulation: 0.4% (typical)
- Temperature Regulation: 0.4 % (typical)
- Remote On/Off
- Remote Sense
- Output overcurrent protection (non-latching)
- Wide operating temperature range (-40°C to 85°C)
- UL* 60950-1 Recognized, CSA† C22.2 No. 60950-1-03 Certified, and VDE‡ 0805:2001-12 (EN60950-1) Licensed
- ISO** 9001 and ISO 14001 certified manufacturing facilities

Description

Austin SuperLynx™ SIP (Single In-line package) power modules are non-isolated dc-dc converters that can deliver up to 16A of output current with full load efficiency of 95.0% at 3.3V output. These modules provide a precisely regulated output voltage programmable via external resistor from 0.75Vdc to 3.63Vdc over a wide range of input voltage ($V_{IN} = 3.0 - 5.5Vdc$). The open-frame construction and small footprint enable designers to develop cost-and space-efficient solutions. Standard features include remote On/Off, remote sense, programmable output voltage, overcurrent and overtemperature protection.

* UL is a registered trademark of Underwriters Laboratories, Inc.

† CSA is a registered trademark of Canadian Standards Association.

‡ VDE is a trademark of Verband Deutscher Elektrotechniker e.V.

** ISO is a registered trademark of the International Organization of Standards

Absolute Maximum Ratings

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only, functional operation of the device is not implied at these or any other conditions in excess of those given in the operations sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect the device reliability.

Parameter	Device	Symbol	Min	Max	Unit
Input Voltage Continuous	All	V_{IN}	-0.3	5.8	Vdc
Operating Ambient Temperature (see Thermal Considerations section)	All	T_A	-40	85	°C
Storage Temperature	All	T_{stg}	-55	125	°C

Electrical Specifications

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions.

Parameter	Device	Symbol	Min	Typ	Max	Unit
Operating Input Voltage	$V_o \leq V_{IN} - 0.5$	V_{IN}	3.0	—	5.5	Vdc
Maximum Input Current ($V_{IN}=3.0V$ to $5.5V$, $I_o=I_{o,max}$)	All	$I_{IN,max}$			16	Adc
Input No Load Current ($V_{IN} = 5.0$ Vdc, $I_o = 0$, module enabled)	$V_o = 0.75$ Vdc $V_o = 3.3$ Vdc	$I_{IN,No\ load}$		70		mA
Input Stand-by Current ($V_{IN} = 5.0$ Vdc, module disabled)	All	$I_{IN,stand-by}$		1.5		mA
Inrush Transient	All	I^2t			0.1	A ² s
Input Reflected Ripple Current, peak-to-peak (5Hz to 20MHz, 1μH source impedance; $V_{IN,min}$ to $V_{IN,max}$, $I_o=I_{o,max}$; See Test Configurations)	All			100		mAp-p
Input Ripple Rejection (120Hz)	All			30		dB

CAUTION: This power module is not internally fused. An input line fuse must always be used.

This power module can be used in a wide variety of applications, ranging from simple standalone operation to being part of a complex power architecture. To preserve maximum flexibility, internal fusing is not included, however, to achieve maximum safety and system protection, always use an input line fuse. The safety agencies require a 20A, fast-acting, glass type fuse rated for 32V (see Safety Considerations section). Based on the information provided in this data sheet on inrush energy and maximum dc input current, the same type of fuse with a lower rating can be used. Refer to the fuse manufacturer's data sheet for further information.

Electrical Specifications (continued)

Parameter	Device	Symbol	Min	Typ	Max	Unit
Output Voltage Set-point ($V_{IN}=V_{IN, \text{min}}, I_O=I_O, \text{max}, T_A=25^\circ\text{C}$)	All	$V_{O, \text{set}}$	-2.0	$V_{O, \text{set}}$	+2.0	% $V_{O, \text{set}}$
Output Voltage (Over all operating input voltage, resistive load, and temperature conditions until end of life)	All	$V_{O, \text{set}}$	-3%	—	+3%	% $V_{O, \text{set}}$
Adjustment Range Selected by an external resistor	All	V_O	0.7525		3.63	Vdc
Output Regulation Line ($V_{IN}=V_{IN, \text{min}} \text{ to } V_{IN, \text{max}}$) Load ($I_O=I_O, \text{min} \text{ to } I_O, \text{max}$) Temperature ($T_{ref}=T_A, \text{min} \text{ to } T_A, \text{max}$)	All		—	0.3	—	% $V_{O, \text{set}}$
Output Ripple and Noise on nominal output ($V_{IN}=V_{IN, \text{nom}}$ and $I_O=I_O, \text{min} \text{ to } I_O, \text{max}$ Cout = 1µF ceramic//10µF tantalum capacitors) RMS (5Hz to 20MHz bandwidth) Peak-to-Peak (5Hz to 20MHz bandwidth)	All		—	8	15	mV _{rms}
External Capacitance ESR ≥ 1 mΩ ESR ≥ 10 mΩ	All	$C_{O, \text{max}}$	—	—	1000	µF
Output Current	All	I_O	0		16	Adc
Output Current Limit Inception (Hiccup Mode) ($V_O=90\% \text{ of } V_{O, \text{set}}$)	All	$I_{O, \text{lilm}}$	—	180	—	% I_O
Output Short-Circuit Current ($V_O \leq 250\text{mV}$) (Hiccup Mode)	All	$I_{O, \text{s/c}}$	—	3.5	—	Adc
Efficiency $V_{IN}=V_{IN, \text{nom}}, T_A=25^\circ\text{C}$ $I_O=I_O, \text{max}, V_O=V_{O, \text{set}}$	$V_{O, \text{set}} = 0.75\text{Vdc}$ $V_{O, \text{set}} = 1.2\text{Vdc}$ $V_{O, \text{set}} = 1.5\text{Vdc}$ $V_{O, \text{set}} = 1.8\text{Vdc}$ $V_{O, \text{set}} = 2.5\text{Vdc}$ $V_{O, \text{set}} = 3.3\text{Vdc}$	η		82.0		%
Switching Frequency	All	f_{sw}	—	300	—	kHz
Dynamic Load Response ($dI_O/dt=2.5\text{A}/\mu\text{s}; V_{IN} = V_{IN, \text{nom}}; T_A=25^\circ\text{C}$) Load Change from $I_O= 50\%$ to 100% of I_O, max ; 1µF ceramic// 10 µF tantalum Peak Deviation Settling Time ($V_O < 10\%$ peak deviation)	All	V_{pk}	—	300	—	mV
Settling Time ($V_O < 10\%$ peak deviation) ($dI_O/dt=2.5\text{A}/\mu\text{s}; V_{IN} = V_{IN, \text{nom}}; T_A=25^\circ\text{C}$) Load Change from $I_O= 100\%$ to 50% of I_O, max ; 1µF ceramic// 10 µF tantalum Peak Deviation Settling Time ($V_O < 10\%$ peak deviation)	All	t_s	—	25	—	µs
	All	V_{pk}	—	300	—	mV
	All	t_s	—	25	—	µs

Electrical Specifications (continued)

Parameter	Device	Symbol	Min	Typ	Max	Unit
Dynamic Load Response (dIo/dt=2.5A/μs; V _{IN} = V _{IN, nom} ; T _A =25°C) Load Change from I _O = 50% to 100% of I _{O,max} ; Co = 2x150 μF polymer capacitors	All	V _{pk}	—	150	—	mV
Peak Deviation						
Settling Time (Vo<10% peak deviation) (dIo/dt=2.5A/μs; V _{IN} = V _{IN, nom} ; T _A =25°C)	All	t _s	—	100	—	μs
Load Change from I _O = 100% to 50% of I _{O,max} ; Co = 2x150 μF polymer capacitors	All	V _{pk}	—	150	—	mV
Peak Deviation						
Settling Time (Vo<10% peak deviation)	All	t _s	—	100	—	μs

General Specifications

Parameter	Min	Typ	Max	Unit
Calculated MTBF (I _O =I _{O,max} , T _A =25°C)	6,800,000			Hours
Weight	—	5.6 (0.2)	—	g (oz.)

Feature Specifications

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions. See Feature Descriptions for additional information.

Parameter	Device	Symbol	Min	Typ	Max	Unit
Remote On/Off Signal interface ($V_{IN}=V_{IN, min}$ to $V_{IN, max}$; Open collector pnp or equivalent Compatible, Von/off signal referenced to GND See feature description section)						
Logic High Input High Voltage (Module OFF) Input High Current	All	V_{IH}	1.5	—	$V_{IN,max}$	V mA
Logic Low Input Low Voltage (Module ON) Input Low Current	All	V_{IL}	-0.2	—	0.3	V
All	I_{IL}	—	—	—	10	μA
Turn-On Delay and Rise Times ($I_o=I_{o,max}$, $V_{IN} = V_{IN,nom}$, $T_A = 25^\circ C$,) Case 1: On/Off input is set to Logic Low (Module ON) and then input power is applied (delay from instant at which $V_{IN} = V_{IN,min}$ until $V_o=10\%$ of $V_{o, set}$) Case 2: Input power is applied for at least one second and then the On/Off input is set to logic Low (delay from instant at which Von/Off=0.3V until $V_o=10\%$ of $V_{o, set}$) Output voltage Rise time (time for V_o to rise from 10% of $V_{o, set}$ to 90% of $V_{o, set}$)	All	T_{delay}	—	3.9	—	msec
All	T_{delay}	—	—	3.9	—	msec
All	T_{rise}	—	—	4.2	8.5	msec
Output voltage overshoot – Startup $I_o = I_{o,max}$; $V_{IN} = 3.0$ to 5.5 Vdc, $T_A = 25^\circ C$				—	1	% $V_{o, set}$
Remote Sense Range			—	—	0.5	V
Overtemperature Protection (See Thermal Consideration section)	All	T_{ref}	—	125	—	°C
Input Undervoltage Lockout Turn-on Threshold Turn-off Threshold	All			2.2		V
	All			2.0		V

Characteristic Curves

The following figures provide typical characteristics for the Austin SuperLynx™ SIP modules at 25°C.




Figure 1. Converter Efficiency versus Output Current (Vout = 0.75Vdc).




Figure 4. Converter Efficiency versus Output Current (Vout = 1.8Vdc).




Figure 2. Converter Efficiency versus Output Current (Vout = 1.2Vdc).




Figure 5. Converter Efficiency versus Output Current (Vout = 2.5Vdc).




Figure 3. Converter Efficiency versus Output Current (Vout = 1.5Vdc).






Figure 6. Converter Efficiency versus Output Current (Vout = 3.3Vdc).

Characteristic Curves (continued)


The following figures provide typical characteristics for the Austin SuperLynx™ SIP modules at 25°C.




**Figure 7. Input voltage vs. Input Current
($V_{out} = 2.5$ Vdc).**




**Figure 10. Transient Response to Dynamic Load
Change from 50% to 100% of full load ($V_o = 3.3$ Vdc).**




**Figure 8. Typical Output Ripple and Noise
($V_{in} = 5.0$ V dc, $V_o = 0.75$ Vdc, $I_o=16$ A).**



**Figure 11. Transient Response to Dynamic Load
Change from 100% to 50% of full load ($V_o = 3.3$ Vdc).**



**Figure 9. Typical Output Ripple and Noise
($V_{in} = 5.0$ V dc, $V_o = 3.3$ Vdc, $I_o=16$ A).**



**Figure 12. Transient Response to Dynamic Load
Change from 50% to 100% of full load ($V_o = 5.0$ Vdc,
 $C_{ext} = 2 \times 150 \mu F$ Polymer Capacitors).**

Characteristic Curves (continued)

The following figures provide typical characteristics for the Austin SuperLynx™ SIP modules at 25°C.




Figure 13. Transient Response to Dynamic Load Change from 100% of 50% full load ($V_o = 5.0$ Vdc, $C_{ext} = 2 \times 150 \mu F$ Polymer Capacitors).




Figure 14. Typical Start-Up Using Remote On/Off ($Vin = 5.0$ Vdc, $Vo = 3.3$ Vdc, $I_o = 16.0$ A).




Figure 15. Typical Start-Up Using Remote On/Off with Low-ESR external capacitors ($Vin = 5.5$ Vdc, $Vo = 3.3$ Vdc, $I_o = 16.0$ A, $C_o = 1050\mu F$).




Figure 16. Typical Start-Up with application of Vin ($Vin = 5.0$ Vdc, $Vo = 3.3$ Vdc, $I_o = 16A$).




Figure 17 Typical Start-Up Using Remote On/Off with Prebias ($Vin = 3.3$ Vdc, $Vo = 1.8$ Vdc, $I_o = 1.0$ A, $Vbias = 1.0$ Vdc).




Figure 18. Output short circuit Current ($Vin = 5.0$ Vdc, $Vo = 0.75$ Vdc).

Characteristic Curves (continued)

The following figures provide thermal derating curves for the Austin SuperLynx™ SIP modules.




Figure 19. Derating Output Current versus Local Ambient Temperature and Airflow ($V_{in} = 5.0$, $V_o = 3.3$ Vdc).




Figure 22. Derating Output Current versus Local Ambient Temperature and Airflow ($V_{in} = 3.3$ dc, $V_o = 0.75$ Vdc).




Figure 20. Derating Output Current versus Local Ambient Temperature and Airflow ($V_{in} = 5.0$ Vdc, $V_o = 0.75$ Vdc).




Figure 21. Derating Output Current versus Local Ambient Temperature and Airflow ($V_{in} = 3.3$ Vdc, $V_o = 2.5$ Vdc).

Test Configurations




Figure 23. Input Reflected Ripple Current Test Setup.




Figure 24. Output Ripple and Noise Test Setup.




Figure 25. Output Voltage and Efficiency Test Setup.

$$\text{Efficiency } \eta = \frac{V_O \cdot I_O}{V_{IN} \cdot I_{IN}} \times 100 \%$$

Design Considerations

Input Filtering

Austin SuperLynx™ SIP module should be connected to a low ac-impedance source. A highly inductive source can affect the stability of the module. An input capacitance must be placed directly adjacent to the input pin of the module, to minimize input ripple voltage and ensure module stability.

To minimize input voltage ripple, low-ESR polymer and ceramic capacitors are recommended at the input of the module. Figure 26 shows input ripple voltage (mVp-p) for various outputs with 1x150 μ F polymer capacitors (Panasonic p/n: EEFUE0J151R, Sanyo p/n: 6TPE150M) in parallel with 1 x 47 μ F ceramic capacitor (Panasonic p/n: ECJ-5YB0J476M, Taiyo- Yuden p/n: CEJMK432BJ476MMT) at full load. Figure 27 shows the input ripple with 2x150 μ F polymer capacitors in parallel with 2 x 47 μ F ceramic capacitor at full load.




Figure 26. Input ripple voltage for various output with 1x150 μ F polymer and 1x47 μ F ceramic capacitors at the input (full load).




Figure 27. Input ripple voltage for various output with 2x150 μ F polymer and 2x47 μ F ceramic capacitors at the input (full load).

Design Considerations (continued)

Output Filtering

The Austin SuperLynx™ SIP module is designed for low output ripple voltage and will meet the maximum output ripple specification with 1 μ F ceramic and 10 μ F tantalum capacitors at the output of the module.

However, additional output filtering may be required by the system designer for a number of reasons. First, there may be a need to further reduce the output ripple and noise of the module. Second, the dynamic response characteristics may need to be customized to a particular load step change.

To reduce the output ripple and improve the dynamic response to a step load change, additional capacitance at the output can be used. Low ESR polymer and ceramic capacitors are recommended to improve the dynamic response of the module. For stable operation of the module, limit the capacitance to less than the maximum output capacitance as specified in the electrical specification table.

Safety Considerations

For safety agency approval the power module must be installed in compliance with the spacing and separation requirements of the end-use safety agency standards, i.e., UL 60950-1, CSA C22.2 No. 60950-1-03, and VDE 0850:2001-12 (EN60950-1) Licensed.

For the converter output to be considered meeting the requirements of safety extra-low voltage (SELV), the input must meet SELV requirements. The power module has extra-low voltage (ELV) outputs when all inputs are ELV.

The input to these units is to be provided with a fast-acting fuse with a maximum rating of 20A in the positive input lead.

Feature Description

Remote On/Off

The Austin SuperLynx™ SIP power modules feature an On/Off pin for remote On/Off operation. The On/Off pin is pulled high with an external pull-up resistor (typical $R_{\text{pull-up}} = 68k, \pm 5\%$) as shown in Fig. 28. When transistor Q1 is in the Off state, logic High is applied to the On/Off pin and the power module is Off. The minimum On/off voltage for logic High on the On/Off pin is 1.5Vdc. To turn the module ON, logic Low is applied to the On/Off pin by turning ON Q1. When not using the negative logic On/Off, leave the pin unconnected or tie to GND.




Figure 28. Circuit configuration for On/Off.

Overcurrent Protection

To provide protection in a fault (output overload) condition, the unit is equipped with internal current-limiting circuitry and can endure current limiting continuously. At the point of current-limit inception, the unit enters hiccup mode. The unit operates normally once the output current is brought back into its specified range. The typical average output current during hiccup is 3.5A.

Input Undervoltage Lockout

At input voltages below the input undervoltage lockout limit, module operation is disabled. The module will begin to operate at an input voltage above the undervoltage lockout turn-on threshold.

Overtemperature Protection

To provide protection in a fault condition, the unit is equipped with a thermal shutdown circuit. The unit will shutdown if the thermal reference point T_{ref} , exceeds 125°C (typical), but the thermal shutdown is not intended as a guarantee that the unit will survive temperatures beyond its rating. The module will automatically restarts after it cools down.

Output Voltage Programming

The output voltage of the Austin SuperLynx™ SIP can be programmed to any voltage from 0.75 Vdc to 3.63 Vdc by connecting a single resistor (shown as R_{trim} in Figure 29) between the TRIM and GND pins of the module. Without an external resistor between the TRIM pin and the ground, the output voltage of the module is 0.7525 Vdc. To calculate the value of the resistor R_{trim} for a particular output voltage V_o , use the following equation:

$$R_{\text{trim}} = \left[\frac{21070}{V_o - 0.7525} - 5110 \right] \Omega$$

For example, to program the output voltage of the Austin SuperLynx™ module to 1.8 Vdc, R_{trim} is calculated as follows:

$$R_{\text{trim}} = \left[\frac{21070}{1.8 - 0.7525} - 5110 \right] \Omega$$

$$R_{\text{trim}} = 15.004 k\Omega$$




Figure 29. Circuit configuration to program output voltage using an external resistor.

The Austin SuperLynx™ can also be programmed by applying a voltage between the TRIM and GND pins (Figure 30). The following equation can be used to determine the value of V_{trim} needed to obtain a desired output voltage V_o :

$$V_{\text{trim}} = (0.7 - 0.1698 \times \{V_o - 0.7525\})$$

For example, to program the output voltage of a SuperLynx™ module to 3.3 Vdc, V_{trim} is calculated as follows:

$$V_{\text{trim}} = (0.7 - 0.1698 \times \{3.3 - 0.7525\})$$

$$V_{\text{trim}} = 0.2670V$$

Feature Descriptions (continued)




Figure 30. Circuit Configuration for programming Output voltage using external voltage source.

Table 1 provides R_{trim} values required for some common output voltages, while Table 2 provides values of external voltage source, V_{trim} for the same common output voltages.

Table 1

V_o , (V)	R_{trim} (KΩ)
0.7525	Open
1.2	41.973
1.5	23.077
1.8	15.004
2.5	6.947
3.3	3.160

Table 2

V_o , set (V)	V_{trim} (V)
0.7525	Open
1.2	0.6240
1.5	0.5731
1.8	0.5221
2.5	0.4033
3.3	0.2670

By using 1% tolerance trim resistor, set point tolerance of $\pm 2\%$ is achieved as specified in the electrical specification. The POL Programming Tool, available at www.lineagepower.com under the Design Tools section, helps determine the required external trim resistor needed for a specific output voltage.

Voltage Margining

Output voltage margining can be implemented in the Austin SuperLynx™ modules by connecting a resistor, $R_{margin-up}$, from the Trim pin to the ground pin for margining-up the output voltage and by connecting a resistor, $R_{margin-down}$, from the Trim pin to the Output pin

for margining-down. Figure 31 shows the circuit configuration for output voltage margining. The POL Programming Tool, available at www.lineagepower.com under the Design Tools section, also calculates the values of $R_{margin-up}$ and $R_{margin-down}$ for a specific output voltage and % margin. Please consult your local Lineage Power technical representative for additional details.




Figure 31. Circuit Configuration for margining Output voltage.

Remote Sense

The Austin SuperLynx™ SIP power modules have a Remote Sense feature to minimize the effects of distribution losses by regulating the voltage at the Remote Sense pin (See Figure 32). The voltage between the Sense pin and Vo pin must not exceed 0.5V.

The amount of power delivered by the module is defined as the output voltage multiplied by the output current ($V_o \times I_o$). When using Remote Sense the output voltage of the module can increase, which if the same output is maintained, increases the power output by the module. Make sure that the maximum output power of the module remains at or below the maximum rated power. When the Remote Sense feature is not being used, connect the Remote Sense pin to the output pin of the module.

Feature Descriptions (continued)




Figure 32. Remote sense circuit configuration

Thermal Considerations

The power modules operate in a variety of thermal environments; however, sufficient cooling should always be provided to help ensure reliable operation.

Considerations include ambient temperature, airflow, module power dissipation, and the need for increased reliability. A reduction in the operating temperature of the module will result in an increase in reliability. The thermal data presented here is based on physical measurements taken in a wind tunnel. The test set-up is shown in Fig. 33. Note that the airflow is parallel to the long axis of the module as shown in Fig. 34. The derating data applies to airflow in either direction of the module's long axis.




Figure 33. Thermal Test Set-up.

The thermal reference point, T_{ref} used in the specifications is shown in Figure 33. For reliable operation this temperature should not exceed 115 °C. The output power of the module should not exceed the rated power of the module ($V_o, \text{set } \times I_o, \text{max}$).

Please refer to the Application Note "Thermal Characterization Process For Open-Frame Board-Mounted Power Modules" for a detailed discussion of thermal aspects including maximum device temperatures.

Heat Transfer via Convection

Increased airflow over the module enhances the heat transfer via convection. Thermal derating curves showing the maximum output current that can be delivered at different local ambient temperature (T_A) for

airflow conditions ranging from natural convection and up to 2m/s (400 ft./min) are shown in the Characteristics Curves section.




Figure 34. T_{ref} Temperature measurement location

Post solder Cleaning and Drying Considerations

Post solder cleaning is usually the final circuit-board assembly process prior to electrical board testing. The result of inadequate cleaning and drying can affect both the reliability of a power module and the testability of the finished circuit-board assembly. For guidance on appropriate soldering, cleaning and drying procedures, refer to *Board Mounted Power Modules: Soldering and Cleaning Application Note*.

Through-Hole Lead-Free Soldering Information


The RoHS-compliant through-hole products use the SAC (Sn/Ag/Cu) Pb-free solder and RoHS-compliant components. They are designed to be processed through single or dual wave soldering machines. The pins have an RoHS-compliant finish that is compatible with both Pb and Pb-free wave soldering processes. A maximum preheat rate of 3°C/s is suggested. The wave preheat process should be such that the temperature of the power module board is kept below 210°C. For Pb solder, the recommended pot temperature is 260°C, while the Pb-free solder pot is 270°C max. Not all RoHS-compliant through-hole products can be processed with paste-through-hole Pb or Pb-free reflow process. If additional information is needed, please consult with your Lineage Power technical representative for more details.

Mechanical Outline

Dimensions are in millimeters and (inches).

Tolerances: $x.x \text{ mm} \pm 0.5 \text{ mm}$ ($x.xx \text{ in.} \pm 0.02 \text{ in.}$) [unless otherwise indicated]

$x.xx \text{ mm} \pm 0.25 \text{ mm}$ ($x.xxx \text{ in.} \pm 0.010 \text{ in.}$)




Pin	Function
1	V_o
2	V_o
3	V_o ,sense
4	V_o
5	GND
6	GND
7	V_{IN}
8	V_{IN}
9	TRIM
10	ON/OFF

Recommended Pad Layout

Dimensions are in millimeters and (inches).

Tolerances: $x.x \text{ mm} \pm 0.5 \text{ mm}$ ($x.xx \text{ in.} \pm 0.02 \text{ in.}$) [unless otherwise indicated]

$x.xx \text{ mm} \pm 0.25 \text{ mm}$ ($x.xxx \text{ in.} \pm 0.010 \text{ in.}$)



RECOMMENDED HOLE PATTERN
COMPONENT-SIDE FOOTPRINT

Pin	Function
1	V_o
2	V_o
3	$V_{o,sense}$
4	V_o
5	GND
6	GND
7	V_{IN}
8	V_{IN}
9	TRIM
10	ON/OFF

Ordering Information

Please contact your Lineage Power Sales Representative for pricing, availability and optional features.

Table 3. Device Codes

Product codes	Input Voltage	Output Voltage	Output Current	Efficiency 3.3V @ 16A	Connector Type	Comcodes
AXH016A0X3	3.0 – 5.5Vdc	0.75 – 3.3Vdc	16A	95.0%	SIP	108979592
AXH016A0X3Z	3.0 – 5.5Vdc	0.75 – 3.3Vdc	16A	95.0%	SIP	CC109104964
AXH016A0X3-12*	3.0 – 5.5Vdc	0.75 – 3.3Vdc	16A	95.0%	SIP	108993434

* **Special code, consult factory before ordering**

The -12 code has a 100Ω resistor between sense and output pins, internal to the module. Standard code, without the -12 suffix, has a 10Ω resistor between sense and output pins.

-Z refers to RoHS-compliant versions.

Table 4. Device Option

Option**	Suffix***
Long Pins 5.08 mm ± 0.25mm (0.200 in. ± 0.010 in.)	5

** Contact Lineage Power Sales Representative for availability of these options, samples, minimum order quantity and lead times

*** When adding multiple options to the product code, add suffix numbers in the descending order



World Wide Headquarters
Lineage Power Corporation
601 Shiloh Road, Plano, TX 75074, USA
+1-800-526-7819
(Outside U.S.A.: **+1-972-244-9428**)
www.lineagepower.com
e-mail: techsupport1@lineagepower.com

Asia-Pacific Headquarters
Tel: +65 6593 7211

Europe, Middle-East and Africa Headquarters
Tel: +49 898 780 672 80

India Headquarters
Tel: +91 80 28411633

Lineage Power reserves the right to make changes to the product(s) or information contained herein without notice. No liability is assumed as a result of their use or application. No rights under any patent accompany the sale of any such product(s) or information.

Lineage Power DC-DC products are protected under various patents. Information on these patents is available at www.lineagepower.com/patents.

© 2009 Lineage Power Corporation, (Plano, Texas) All International Rights Reserved.