

# **Backlight Driver with I/O Expander**

ADP5520

#### **FEATURES**

Efficient asynchronous boost converter for driving up to 6 white LEDs

2.7 V to 5.5 V input voltage range

128 programmable backlight LED current levels (30 mA maximum)

Ambient light sensing with autonomous backlight adjustment

Programmable backlight fade-in/fade-out times
Programmable backlight dim and off times
8 configurable GPIO pins (input, output, up to 4 × 4 keypad)
Up to 3 auxiliary LED current sinks (1 dedicated, 2 configurable)
64 programmable auxiliary LED current levels (14 mA maximum)

Programmable auxiliary LED fade-in/fade-out times Programmable auxiliary LED on and off times (allows blinking)

I<sup>2</sup>C-compatible serial interface
Interrupt line for signaling an external processor (nINT)
Hard reset (nRST)
Current limit protection
Thermal overload protection
Available in small 4.0 mm × 4.0 mm, 24-lead LFCSP package


#### **APPLICATIONS**

Display backlight driver for phones that require slider or flip keypad functions with single or multiple LED indicators

#### **GENERAL DESCRIPTION**

The ADP5520 is a versatile single-chip, white LED backlight driver with a user configurable I/O expander. This device fits handset applications where the flip or slider section of the phone requires backlighting, I/O signaling and detecting, auxiliary LED lighting, and keypad functions. By incorporating an  $\rm I^2C^*$ -compatible serial interface and a single line interrupt, the ADP5520 significantly reduces the total number of lines required to interface with the baseband processor across the hinge flex.

#### TYPICAL OPERATING CIRCUIT



The ADP5520 can detect ambient light levels and adjust the backlight brightness accordingly, resulting in extended battery operation.

Once configured, the ADP5520 is capable of controlling the flip/slider backlight intensity, on/off timing, dimming, and fading without the intervention of the main processor, which results in valuable battery power saving.

# **TABLE OF CONTENTS**

Features	1
Applications	1
Typical Operating Circuit	1
General Description	1
Revision History	2
Specifications	3
I <sup>2</sup> C Timing Specifications	4
Absolute Maximum Ratings	5
Thermal Resistance	5
ESD Caution	5
Pin Configuration and Function Descriptions	6
Typical Performance Characteristics	7
Theory of Operation	9
Backlight Drive and Control	9
Backlight Operating Levels	10
Backlight Maximum and Dim Settings	10
Backlight Turn On/Off/Dim	11
Automatic Dim and Turn Off Timers	11
Linear Backlight Fade In and Fade Out	12
Fade Override	13
REVISION HISTORY	
1/10—Rev. 0 to Rev. A	
Changes to Table 1	3

Advanced Fading (Square)13
Advanced Fading (Cubic 1 and Cubic 2)14
Ambient Light Sensing14
Automatic Backlight Adjustment
I/O Expansion Pins (GPIOs)15
I/O Expansion Pins (Keypad Matrix)15
I/O Expansion Pins and ILED Pin (Auxiliary LED Current Sinks)
Interrupt Output (nINT)19
Reset Input (nRST)
Communication Interface
Register Map21
Detailed Register Descriptions
Applications Information
Converter Topology34
PCB Layout35
Example Circuits
Outline Dimensions
Ordering Guide

Changes to Table 1	3
Changes to Table 5	
Changes to Figure 32	
Updated Outline Dimensions	
Changes to Ordering Guide	
Changes to Ordering Guide	50

7/08—Revision 0: Initial Version

# **SPECIFICATIONS**

VBAT = 2.7 V to 4.8 V,  $T_J = -40 ^{\circ}\text{C}$  to  $+125 ^{\circ}\text{C}$ , unless otherwise noted. <sup>1</sup>

Table 1.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
SUPPLY VOLTAGE						
VBAT Input Voltage Range	$V_{BAT}$		2.7		5.5	V
VDDIO Input Voltage Range	$V_{VDDIO}$		1.7		3.3 <sup>2</sup>	V
Undervoltage Lockout Threshold	UVLO <sub>VBAT</sub>	VBAT falling	1.7	2.1		V
	UVLO <sub>VBAT</sub>	VBAT rising		2.4	2.7	V
	UVLO <sub>VDDIO</sub>	VDDIO falling	1.1	1.3		V
	UVLO <sub>VDDIO</sub>	VDDIO rising		1.4	1.62	V
SW leakage	SW <sub>LEAKAGE</sub>			0.1	1	μΑ
SUPPLY CURRENT						
Shutdown Current <sup>3</sup>	I <sub>SD</sub>	VDDIO = 0 V		0.1	1	μΑ
Standby Current <sup>4</sup>	Istnby	$1.7 \text{ V} \le \text{VDDIO} \le 3.3 \text{ V}^2,$ nSTNBY = 0		25	45	μА
BACKLIGHT LED DRIVER (SW, BST)						
Current Limit (Peak Inductor Current)			450	600	750	mA
Switch On Resistance			100	200	400	mΩ
Overvoltage Limit			24.5	27	29.5	V
Boost Startup Time				1		ms
BACKLIGHT LED CURRENT SINK (BL_SNK)						
Full-Scale Backlight Current			26	30	32	mA
Backlight Current Ramp Rate		Fade timers disabled		0.3		mA/ms
AMBIENT LIGHT SENSOR (CMP_IN)						
Full-Scale Current	BL <sub>FULLSCALE</sub>		0.7	1	1.2	mA
INPUT LOGIC LEVELS (SCL, SDA, nRST, C0, C1, C2, C3, R0, R1, R2, R3) <sup>5</sup>						
Logic Low Input Voltage	$V_{IL}$	$1.7 \text{ V} \leq \text{VDDIO} \leq 3.3 \text{ V}^2$			$0.3 \times VDDIO$	V
Logic High Input Voltage	V <sub>IH</sub>	$1.7 \text{ V} \leq \text{VDDIO} \leq 3.3 \text{ V}^2$	0.7 × VDDIO			V
Input Leakage Current	V <sub>I-LEAKAGE</sub>	$1.7 \text{ V} \leq \text{VDDIO} \leq 3.3 \text{ V}^2$		0.1	1	μΑ
INPUT LOGIC DEBOUNCE (nRST, C0, C1, C2, C3, R0, R1, R2, R3) <sup>6</sup>	V <sub>IL-DBNC</sub>		50	75	100	μs
PUSH-PULL OUTPUT LOGIC LEVELS (C0, C1, C2, C3, R0, R1, R2, R3) <sup>7</sup>						
Logic Low Output Voltage	V <sub>OL</sub>	I <sub>SINK</sub> = 1 mA			0.4	V
Logic High Output Voltage	V <sub>OH</sub>	I <sub>SOURCE</sub> = 1 mA	VDDIO - 0.2			V
OPEN-DRAIN OUTPUT LOGIC LEVELS (nINT, SDA)						
Logic Low Output Voltage	V <sub>OL</sub>	I <sub>SINK</sub> = 1 mA			0.4	V
Logic High Leakage Current	V <sub>OH-LEAKAGE</sub>	1.7 V ≤ VDDIO ≤ 3.3 V <sup>2</sup>		0.1	1	μΑ
AUX LED CURRENT SINK (ILED, C3, R3) <sup>8</sup>						
Leakage	LEDLEAKAGE	Sink disabled		0.1	1	μΑ
Full-scale Current Sink	LED <sub>FULLSCALE</sub>	Applied pin voltage = 1 V	10.5	14	16.5	mA
GPIO PULL-UP RESISTANCE (C0, C1, C2, C3, R0, R1, R2, R3)9			50	65	80	kΩ
THERMAL SHUTDOWN						
Thermal Shutdown Threshold	TS	T₁ rising		150		°C
Thermal Shutdown Hysteresis	TS <sub>HYS</sub>	T <sub>J</sub> falling		10		°C

<sup>1</sup> All limits at temperature extremes are guaranteed via correlation using standard statistical quality control (SQC). Typical values are at TA = 25°C, VBAT = 3.6 V.

<sup>&</sup>lt;sup>2</sup> 3.3 V or VBAT, whichever is smaller.

<sup>&</sup>lt;sup>3</sup> Internal LDO powered down, digital blocks inactive, I<sup>2</sup>C inactive, boost inactive.

<sup>&</sup>lt;sup>4</sup> Internal LDO powered up, digital blocks active, I<sup>2</sup>C active, boost inactive.

<sup>CO, C1, C2, C3, R0, R1, R2, and R3 are configured as digital inputs.
CO, C1, C2, C3, R0, R1, R2, and R3 are configured as digital inputs, with debounce enabled.
CO, C1, C2, C3, R0, R1, R2, and R3 are configured as digital outputs.
C3 and R3 are configured as digital inputs with pull-up.</sup> 

<sup>&</sup>lt;sup>9</sup> C0, C1, C2, C3, R0, R1, R2, and R3 are configured as digital inputs with pull-up.

### **I<sup>2</sup>C TIMING SPECIFICATIONS**

Table 2.

Parameter	Description	Min	Max	Unit
Delay from Reset Deassertion to I <sup>2</sup> C Access		60		μs
$f_{SCL}$	SCL clock frequency		400	kHz
thigh	SCL high time	0.6		μs
t <sub>LOW</sub>	SCL low time	1.3		μs
t <sub>SU</sub> , dat	Data setup time	100		ns
t <sub>HD, DAT</sub>	Data hold time	0	0.9	μs
t <sub>SU</sub> , sta	Setup time for repeated start	0.6		μs
t <sub>HD, STA</sub>	Hold time for start/repeated start	0.6		μs
t <sub>BUF</sub>	Bus free time for stop and start condition	1.3		μs
<b>t</b> su, sto	Setup time for stop condition	0.6		μs
$t_{R}$	Rise time for SCL and SDA	20 + 0.1 C <sub>B</sub>	300	ns
$t_{\text{F}}$	Fall time for SCL and SDA	20 + 0.1 C <sub>B</sub>	300	ns
t <sub>SP</sub>	Pulse width of suppressed spike	0	50	μs
$C_B^1$	Capacitive load for each bus line		400	pF

 $<sup>^{1}</sup>$  C<sub>B</sub> is the total capacitance of one bus line in picofarads.




Figure 2. I<sup>2</sup>C Interface Timing Diagram

## **ABSOLUTE MAXIMUM RATINGS**

Table 3.

Parameter	Rating
VBAT to GND	−0.3 V to +6 V
VDDIO to GND	-0.3 V to VBAT
SW, BST to GND	−0.3 V to +30 V
ILED, R0, R1, R2, R3, C0, C1, C2, C3, CMP_IN, SCL, SDA, nINT, nRST, CAP_OUT, BL_SNK to GND	-0.3 V to +6 V
PGND to GND	−0.3 V to +0.3 V
Operating Ambient Temperature Range	-40°C to +85°C1
Operating Junction Temperature Range	-40°C to +125°C
Storage Temperature Range	−65°C to +150°C
Soldering Conditions	JEDEC J-STD-020

<sup>&</sup>lt;sup>1</sup> In applications where high power dissipation and poor thermal resistance are present, the maximum ambient temperature may have to be derated. Maximum ambient temperature ( $T_{A(MAX)}$ ) is dependent on the maximum operating junction temperature ( $T_{A(MAX)}$ ) = 125°C), the maximum power dissipation of the device ( $PD_{A(MAX)}$ ), and the junction-to-ambient thermal resistance of the part/package in the application ( $\theta_{JA}$ ), using the following equation:  $T_{A(MAX)} = T_{A(MAX)} - (\theta_{JA} \times P_{D(MAX)})$ .

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Absolute maximum ratings apply individually only, not in combination. Unless otherwise specified, all other voltages are referenced to GND.

#### THERMAL RESISTANCE

 $\theta_{JA}$  is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

**Table 4. Thermal Resistance** 

Package Type	<b>Ө</b> ЈА	Unit
24-Lead LFCSP (CP-24-2)	50	°C/W

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 3. Pin Configuration

**Table 5. Pin Function Descriptions** 

Pin No.	Mnemonic	Description	
1	PGND	Power Switch Output to Ground.	
2	SW	Power Switch Input.	
3	nINT	Processor Interrupt. This pin is active low, open drain, and should be pulled up to VDDIO.	
4	SDA	I <sup>2</sup> C-Compatible Serial Data Line. Open drain requires external pull-up to VDDIO.	
5	SCL	I <sup>2</sup> C-Compatible Serial Clock Line. Open drain requires external pull-up to VDDIO.	
6	R2	Row 2 when configured in a keypad matrix, D2 when configured as an I/O.	
7	R1	Row 1 when configured in a keypad matrix, D1 when configured as an I/O.	
8	R0	Row 0 when configured in a keypad matrix, D0 when configured as an I/O.	
9	C0	Column 0 when configured in a keypad matrix, D4 when configured as an I/O.	
10	C1	Column 1 when configured in a keypad matrix, D5 when configured as an I/O.	
11	C2	Column 2 when configured in a keypad matrix, D6 when configured as an I/O.	
12	C3	Column 3 when configured in a keypad matrix, D7 when configured as an I/O, LED 2 when configured as a current sink.	
13	R3	Row 3 when configured in a keypad matrix, D3 when configured as an I/O, LED 3 when configured as a current sink.	
14	ILED	LED 1 Current Sink.	
15	nRST	Reset Input, Active Low. This input signal resets the device to the power-up default conditions. Must be driven low for 75 µs (typical) to be valid.	
16	VDDIO	Supply Voltage for the I/O Pins. Voltage is 1.7 V to 3.3 V (or VBAT, whichever is smaller). If VDDIO = 0, the device goes into full shutdown mode.	
17	CMP_IN	Input for Ambient Light Sensing.	
18	GND	Ground.	
19	GND	Ground.	
20	CAP_OUT	Capacitor for Internal 2.7 V LDO. A 1 $\mu$ F capacitor must be connected between this pin and GND. Do not use this pin to supply external loads.	
21	VBAT	Main Supply Voltage for the IC (2.7 V to 5.5 V).	
22	BST	Overvoltage Monitor Input for the Boost Converter.	
23	BL_SNK	Backlight Current Sink.	
24	GND	Ground.	

# TYPICAL PERFORMANCE CHARACTERISTICS

VBAT = 3.6 V, T<sub>A</sub> = 25°C, unless otherwise noted. Inductor = LPS4012-472MLB. Schottky rectifier = MBR140SFT1G.




Figure 4. Efficiency vs. Backlight Current (6 LEDS)




Figure 5. Efficiency vs. Backlight Current (4, 5, and 6 LEDS)




Figure 6. Efficiency vs. Backlight Current (Autoload On/Off)




Figure 7. Standby Supply Current vs. VBAT




Figure 8. Typical Auxiliary LED Pin (R3, C3, or ILED), Full-Scale Sink Current vs. Applied Pin Voltage




Figure 9. Boost Operation (Backlight = 30 mA)




Figure 10. Boost Operation (Backlight = 15 mA)




Figure 11. Boost Operation (Backlight = 2 mA)




Figure 12. Boost Startup

## THEORY OF OPERATION




Figure 13. Internal Block Diagram

The ADP5520 is a backlight white LED driver with an I/O port expander. It is ideal for cell phone designs and other portable devices, where keypad and/or extended I/O functionality is needed. Programmable fade-in, fade-out, dim, and off timers provide the backlight with flexible control features. Using an external photodiode, the ADP5520 can perform ambient light sensing, and adjust the backlight brightness according to varying lighting conditions.

The I/O port expander has eight configurable GPIO pins. The I/Os can be configured as a keypad matrix, digital inputs, or digital outputs. Additionally, two of the I/Os (R3 and C3) can be configured as current sink lines and, paired with a dedicated sink line (ILED), can be used to drive up to three auxiliary LEDs. Programmable fading is also available for auxiliary LEDs.

Once programmed through its I<sup>2</sup>C-compatible interface, the ADP5520 can run autonomously. An interrupt line (nINT) is available to alert an external microprocessor of the status of its I/Os, keypad presses and releases, ambient light sensor comparator states, and overvoltage conditions.

#### **BACKLIGHT DRIVE AND CONTROL**

White LEDs are common in backlighting the displays of modern portable devices such as cell phones. White LEDs require a high forward voltage,  $V_F$ , before they conduct current and emit light. Display panels, depending on their size, can be backlit with single or multiple white LEDs. In panels that require multiple LEDs, the LEDs are commonly connected in a series string to achieve uniform brightness in each LED by passing a common current through all of them. The LED string needs to be biased with a voltage greater than the sum of the  $V_F$  of each LED before it conducts.

The ADP5520 is an asynchronous boost converter capable of driving an LED string with 24.5 V (minimum). For detailed information about the boost device, see the Applications Information section. With sufficient forward voltage created, the ADP5520 controls the current (and thus the brightness) of the LED string via an adjustable internal current sink. An internal state machine, in conjunction with programmable timers, dynamically adjusts the current sink between 0 mA and 30 mA to achieve impressive backlight control features.




Figure 14. Backlight Brightness Control

#### **BACKLIGHT OPERATING LEVELS**

Backlight brightness control can operate in three distinct levels: daylight (L1), office (L2), and dark (L3). The BL\_LVL bits in Register 0x02 control the level in which the backlight operates. The BL\_LVL bits can be changed manually, or if in automatic mode, by the ambient light sensor (see the Ambient Light Sensing section). By default, the backlight operates at daylight level (BL\_LVL = 00), where the maximum brightness is set using Register 0x05 (DAYLIGHT\_MAX). A daylight dim setting can also be set using Register 0x06 (DAYLIGHT\_DIM). When operating at office level (BL\_LVL = 01), the backlight maximum and dim brightness settings are set by Register 0x07 (OFFICE\_MAX) and Register 0x08 (OFFICE\_DIM). When operating at dark level (BL\_LVL = 10), the backlight maximum and dim brightness settings are set by Register 0x09 (DARK\_MAX) and Register 0x0A (DARK\_DIM).




Figure 15. Backlight Operating Levels

#### **BACKLIGHT MAXIMUM AND DIM SETTINGS**

The backlight maximum and dim current settings are determined by a 7-bit code programmed by the user into the registers listed in the Backlight Operating Levels section. This 7-bit resolution allows the user to set the backlight to 1 of 128 different levels between 0 mA and 30 mA. The ADP5520 can implement two distinct algorithms to achieve a linear and a nonlinear relationship between input code and backlight current. The BL\_LAW bits in Register 0x02 are used to swap between algorithms.

By default, the ADP5520 uses a linear algorithm (BL\_LAW = 00), where backlight current increases linearly for a corresponding increase of input code. Backlight current (in mA) is determined by the following equation:

$$Backlight\ Current = Code \times (Fullscale\_Current/127)$$
 (1)

where:

*Code* is the input code programmed by the user. *Fullscale\_Current* is the maximum sink current allowed (typically 30 mA).

The ADP5520 can also implement a nonlinear (square approximation) relationship between input code and backlight current level. In this case ( $BL_LAW = 01$ ), the backlight current (in mA) is determined by the following equation:

$$Backlight Current = \left(Code \times \frac{\sqrt{Fullscale \_Current}}{127}\right)^{2}$$
 (2)

Figure 16 shows the backlight current level vs. input code for both the linear and square law algorithms.





Figure 16. Backlight Current vs. Sink Code

#### **BACKLIGHT TURN ON/OFF/DIM**

With the device in operating mode (nSTNBY = 1), the backlight can be turned on using the BL\_EN bit in Register 0x00. Before turning on the backlight, the user should choose which level (daylight (L1), office (L2), or dark (L3)) to operate in, and ensure that maximum and dim settings are programmed for that level. The backlight turns on when BL\_EN = 1. The backlight turns off when BL EN = 0.



While the backlight is on (BL\_EN = 1), the user can make it change to a dim setting by programming DIM\_EN = 1 in Register 0x00. If DIM\_EN = 0, the backlight reverts to its maximum setting.




Figure 18. Backlight Turn On/Dim/Off

The maximum and dim settings can be set between 0 mA and 30 mA; therefore, it is possible to program a dim setting that is greater than a maximum setting. For normal expected operation, users should ensure that the dim setting is programmed to be less than the maximum setting.

It is also possible to activate the backlight automatically when a key press is detected. With the row and column pins configured as a keypad matrix, and the KP\_BL\_EN bit asserted in Register 0x02, the internal state machine asserts BL\_EN and turns on the backlight if a key is pressed. See the I/O Expansion Pins (Keypad Matrix) section for more information on using keypad functionality.

#### **AUTOMATIC DIM AND TURN OFF TIMERS**

The user can program the backlight to dim automatically by using the BL\_DIMT timer in Register 0x03. The dim timer has 15 settings ranging from 10 sec to 2 min. The user should program the dim timer before turning on the backlight. If BL\_EN = 1, the backlight turns on to its maximum setting, and the dim timer starts counting. When the dim timer expires, the internal state machine sets DIM\_EN = 1, and the backlight goes to its dim setting.




Figure 19. Dim Timer

If the user clears the DIM\_EN bit (or reasserts the BL\_EN bit), the backlight reverts to its maximum setting and the dim timer begins counting again. When the dim timer expires, the internal state machine again sets DIM\_EN = 1, and the backlight goes to its dim setting. Reasserting BL\_EN at any point during the dim timer countdown causes the timer to reset and begin counting again. The backlight can be turned off at any point during the dim timer countdown by clearing BL\_EN.

The user can also program the backlight to turn off automatically by using the BL\_OFFT timer in Register 0x03. The off timer has 15 settings ranging from 10 sec to 2 min. The user should program the off timer before turning on the backlight. If BL\_EN = 1, the backlight turns on to its maximum setting, and the off timer starts counting. When the off timer expires, the internal state machine clears the BL\_EN bit, and the backlight turns off.




Figure 20. Off Timer

Reasserting BL\_EN at any point during the off timer countdown causes the timer to reset and begin counting again. The backlight can be turned off at any point during the off timer countdown by clearing BL\_EN.

The dim timer and off timer can be used together for sequential maximum-to-dim-to-off functionality. With both the dim and off timers programmed, if BL\_EN is asserted, the backlight turns on to its maximum setting. When the dim timer expires, the backlight changes to its dim setting. When the off timer expires, the backlight turns off.




Figure 21. Dim and Off Timers Used Together

#### LINEAR BACKLIGHT FADE IN AND FADE OUT

To counteract the abrupt visual effect of near instant turn-on and turn-off of the backlight, the ADP5520 contains timers to facilitate the smooth fading between off, on, and dim states. By default (BL\_LAW = 00), the ADP5520 implements a fading scheme using the linear backlight code algorithm (see Equation 1).

The BL\_FI timer in Register 0x04 can be used for smooth fade-in transitions from low to high backlight settings, such as off-to-dim, off-to-maximum, and dim-to-maximum. The BL\_FI timer can be programmed to one of 15 settings ranging from 0.3 sec to 5.5 sec. The BL\_FI timer should be programmed before asserting BL\_EN.




Figure 22. Linear Fade-In Times

The time programmed in BL\_FI represents the time it takes the backlight current to go from 0 mA to 30 mA. Fading between intermediate settings is shorter.

The BL\_FO timer in Register 0x04 can be used for smooth fadeout transitions from high to low backlight settings such as maximum-to-dim and dim-to-off. The BL\_FO timer can be programmed to one of 15 settings ranging from 0.3 sec to 5.5 sec. The BL\_FO timer should be programmed before asserting BL\_EN.




Figure 23. Linear Fade-out Times

The time programmed in BL\_FO represents the time it takes the backlight current to go from 30 mA to 0 mA. Fading between intermediate settings is shorter.

Figure 24 shows the fade timers in use. With BL\_FI and BL\_FO programmed, if BL\_EN is asserted, then the backlight fades in to its maximum setting. If DIM\_EN is asserted, then the backlight fades out to its dim setting. If BL\_EN is cleared, the backlight fades out to off.




Figure 24. Backlight Turn On/Off/Dim with Fade Timers

During any point in a fade-out, if BL\_EN is asserted, then the backlight stops at its current fade-out position and begins fading in.

The fade-in and fade-out timers can be used independently of each other, that is, fade-in can be enabled while fade-out is disabled. The fade timers can also be used with the off and dim timers.

Figure 25 shows the fade timers used with the dim and off timers.




Figure 25. Fade/Dim/Off Timers Used Together

#### **FADE OVERRIDE**

A fade override feature allows the BL\_FI and BL\_FO timers to be overridden if the BL\_EN bit is reasserted (either by the user or due to a key press) during a fade-in or fade-out period, and sets the backlight to its maximum setting. Fade override can be activated by setting the FOVR bit in Register 0x02.




Figure 26. Fade Override

#### **ADVANCED FADING (SQUARE)**

Although the default linear fade algorithm gives a smooth increase and decrease in backlight current, the resulting increase and decrease in brightness still appears visually abrupt. For example, for a given fade-in time, the eye can notice an initial increase in brightness as backlight current is increased, but cannot perceive much more of an increase in brightness as backlight current is increased to maximum.

The reason for this is that the eye, like all human senses, perceives changes in light when the brightness of the light source is changed logarithmically (Weber-Fechner law). To achieve a more natural fading experience to the user, the fade timers can be used in conjunction with the square law approximation backlight codes (see Equation 2) by setting  $BL_LAW = 01$ .




Figure 27. Square Law Fade-In Times




Figure 28. Square Law Fade-Out Times

#### **ADVANCED FADING (CUBIC 1 AND CUBIC 2)**

Two additional advanced techniques are available for fading the backlight brightness levels, Cubic 1 (BL\_LAW = 10) and Cubic 2 (BL\_LAW = 11). Referring to the backlight brightness control block diagram shown in Figure 14, linear and square fading is implemented by ramping the 128 linear/square algorithm codes at a fixed frequency over the duration of a given fade-in/fade-out time.

Cubic fading is implemented by reusing the square algorithm codes, but by ramping them with a clock source whose frequency output increases as the sink current code increases (see Figure 29). Cubic 1 and Cubic 2 differ by having separate frequency vs. code characteristics.




Figure 29. Backlight Brightness Control (Cubic)

Figure 30 shows a comparison of fade law techniques. Cubic fades complete faster than linear or square fades for a given fade time setting. Cubic 1 completes approximately 30% faster, and Cubic 2 completes approximately 10% faster than an equivalent linear or square fade time.

With four fade laws and 15 fade time settings, users have tremendous flexibility to find the right fade experience for their application.




Figure 30. Fade Law Comparison Over a Unit Fade Time

#### AMBIENT LIGHT SENSING

The ADP5520 can be used in conjunction with an external photosensor to detect when ambient light conditions have dropped below programmable set points. An ADC samples the output of the external photosensor. The ADC result is fed into two programmable trip comparators. The ADC has an input range of 0  $\mu$ A to 1000  $\mu$ A (typical).




Figure 31. Ambient Light Sensing and Trip Comparators

The Level 2 (office) light sensor comparator, L2\_CMPR, is used to detect when the photosensor output has dropped below the programmable L2\_TRIP point. If this event occurs, the L2\_OUT status signal is set. L2\_CMPR contains programmable hysteresis, meaning that the photosensor output must rise above L2\_TRIP + L2\_HYS before L2\_OUT is cleared. L2\_CMPR is enabled in Register 0x0C via the L2\_EN bit. The L2\_TRIP and L2\_HYS values of L2\_CMPR can be set between 0  $\mu A$  and 1000  $\mu A$  (typical) in steps of 4  $\mu A$  (typical).

L3\_CMPR is used to detect when the photosensor output has dropped below the programmable L3\_TRIP point. If this event occurs, the L3\_OUT status signal is set. L3\_CMPR contains programmable hysteresis, meaning that the photosensor output must rise above L3\_TRIP + L3\_HYS before L3\_OUT is cleared. L3\_CMPR is enabled in Register 0x0C via the L3\_EN bit. The L3\_TRIP and L3\_HYS values of L3\_CMPR can be set between 0  $\mu A$  and 127  $\mu A$  (typical) in steps of 0.5  $\mu A$  (typical).




Figure 32. Comparator Ranges

The L2\_CMPR and L3\_CMPR comparators can be enabled independently of each other. The ADC and comparators run continuously when L2\_EN and/or L3\_EN are set, during automatic backlight adjustment mode. A single conversion

takes 80 ms (typical). Filter times of between 80 ms and 10 sec can be programmed for the comparators before they change state.

It is also possible to use the light sensor comparators in a single shot mode. After the single shot measurement is completed, the internal state machine clears the FORCE RD bit.

The interrupt flag, CMPR\_INT, is set in Register 0x00 if either of the L2\_OUT or L3\_OUT status bits change state, meaning interrupts can be generated if ambient light conditions transition between any of the programmed trip points. CMPR\_INT can cause the nINT pin to be asserted if the CMPR\_IEN bit is set in Register 0x00. The CMPR\_INT flag can be cleared only by writing a 1 to it.

#### **AUTOMATIC BACKLIGHT ADJUSTMENT**

The ambient light sensor comparators can be used to automatically transition the backlight between one of its three operating levels. To enable this mode, the BL\_AUTO\_ADJ bit is set in Register 0x02.

Once enabled, the internal state machine takes control of the BL\_LVL bits and changes them based on the L2\_OUT and L3\_OUT status bits. The L2\_OUT status bit indicates that ambient light conditions have dropped below the L2\_TRIP point and the backlight should be moved to its office (L2) level. The L3\_OUT status bit indicates that ambient light conditions have dropped below the L3\_TRIP point and the backlight should be moved to its dark (L3) level. Table 6 shows the relationship between backlight operation and the ambient light sensor comparator outputs.

The L3\_OUT status bit has greater priority, so the backlight operates at L3 (dark) even if L2\_OUT is set.

Table 6. Comparator Output Truth Table (X = Don't Care)

BL_AUTO_ADJ	L3_OUT	L2_OUT	Backlight Operation
0	Х	Х	BL_LVL can be manually set by the user
1	0	0	BL_LVL = 00, backlight operates at L1 (daylight)
1	0	1	BL_LVL = 01, backlight operates at L2 (office)
1	1	0	BL_LVL = 10, backlight operates at L3 (dark)
1	1	1	BL_LVL = 10, backlight operates at L3 (dark)

#### I/O EXPANSION PINS (GPIOs)

The eight I/O expansion pins (R0, R1, R2, R3, C0, C1, C2, and C3) can be configured as general-purpose digital inputs, digital inputs with pull-up, or digital outputs. Two of the I/O pins (R3 and C3) are LED current sinks by default. To use them as GPIOs, set Bit 4 and Bit 5 in Register 0x11. Register 0x17 to Register 0x1F are used to configure the I/O pins in GPIO mode. Figure 33 shows the typical makeup of a GPIO block, where Rx/Cx represents any one of the eight I/O lines.




Figure 33. Typical GPIO Block

When configured as an output, a digital buffer drives the GPIO Rx and Cx pins to 0 V for a Logic 0 and to the VDDIO rail for a Logic 1. Output data for each I/O is set using Register 0x1A.

Each I/O has a pull-up resistor that can be enabled when used as an input. This can be useful for interfacing to an external signal that has only pull-down capabilities. Pull-ups can be enabled and disabled using Register 0x1F.

Each I/O has a debounce circuit that effectively filters out glitches and pulses less than 75  $\mu$ s (typical) to prevent false triggering when configured as an input. By default, debounce is enabled but can be disabled using Register 0x1E.

I/Os configured as inputs store the digital state sensed at each pin in Register 0x19. Interrupts can be generated by digital inputs if enabled in Register 0x1B. The input interrupt level can be selected using Register 0x1D. Interrupts generated are stored in Register 0x1C. The master GPI\_INT bit is set if any interrupt bits are set in Register 0x1C, and the nINT pin is asserted.

To deassert the nINT pin and clear the GPI\_INT bit, the 0x1C register must be cleared by reading it twice (assuming the interrupt condition has gone away), and then a 1 must be written to the GPI\_INT bit in Register 0x00. Figure 34 shows the interrupt generation scheme, where Dx represents any one of the eight digital input lines.




Figure 34. GPIO Interrupt generation

#### I/O EXPANSION PINS (KEYPAD MATRIX)

The eight I/O expansion pins (R0, R1, R2, R3, C0, C1, C2, and C3) can be configured to decode a keypad matrix, consisting of up to 16 switches ( $4 \times 4$  matrix). See the Example Circuits section for other possible matrix configurations.

Two of the I/O pins (R3 and C3) are LED current sinks by default. To use them as keypad decoders, set Bit 4 and Bit 5 in Register 0x11. The R0, R1, R2, and R3 I/O pins make up the rows of the keypad matrix. The C0, C1, C2, and C3 I/O pins make up the columns of the keypad matrix.

To configure the device for key scanning and decoding, the R0, R1, R2, and R3 pull-ups must be enabled in Register 0x1F. Key scanning and decoding is then enabled by programming the row and column bits in Register 0x17. The row pull-ups must be enabled before enabling key scanning.

Figure 35 shows the row and column pins connected to a typical  $4 \times 4$ , 16-switch keypad matrix. When key scanning is idle, the row pins are pulled high and the column pins are pulled low. The key scanner operates by checking if the row pins are low. If the A button in the matrix is pressed, the switch connects R0 to C0. The key scan circuit senses that the R0 pin has been pulled low and begins a key scan cycle. To prevent glitches or narrow press times registering as valid key presses, the key scanner requires the key to be pressed for two scan cycles. The key scanner has a sampling period of 25 ms, so the key must be pressed and held for at least 25 ms to register as being pressed. If the key is continuously pressed, the key scanner continues to sample every 25 ms.




Figure 35. Keypad Decode Configuration




Figure 36. Key Press(R0,C0)

If the A button is released, the switch opens the connection between R0 and C0, and R0 is pulled up high. The key scanner requires that the key be released for two scan cycles. Because the release of a key is not necessarily in sync with the key scanning sampling period, it may take between 25 ms and 50 ms for a key to register as being released. Once the key is registered as being released, the key scanner returns to idle mode.





Figure 37. Key Press (R0, C0)

Key press/release status and interrupt information is recorded in Register 0x20 through Register 0x25. When a key is pressed, an interrupt is generated and stored. Key press interrupts for A through H are stored in Register 0x20, and key press interrupts for I through P are stored in Register 0x21. The master KP\_INT flag is set if any interrupt bits are set in Register 0x20 or Register 0x21. The nINT pin is asserted if KP\_INT is set and if KP\_IEN is enabled in Register 0x01.

To deassert the nINT pin and clear the KP\_INT flag, Register 0x20 and Register 0x21 must be cleared by reading them once, and then a 1 must be written to the KP\_INT bit in Register 0x00. Figure 38 shows the interrupt generation scheme, where KP\_x\_ISTAT represents any one of the 16 key press interrupt status bits.



It is possible to clear key press interrupts (KP\_INT = 1) and

It is possible to clear key press interrupts (KP\_INT = 1) and deassert nINT while a key is still pressed.

When a key is released, an interrupt is also generated and stored. Key release interrupts for A through H are stored in Register 0x22, and key release interrupts for I through P are stored in Register 0x23. The master KR\_INT flag is set if any interrupt bits are set in Register 0x22 or Register 0x23. The nINT pin is asserted if KR\_INT is set and if KR\_IEN is enabled in Register 0x01.

To deassert the nINT pin and clear the KR\_INT flag, Register 0x22 and Register 0x23 must be cleared by reading them once, and then a 1 must be written to the KR\_INT bit in Register 0x00. Figure 39 shows the interrupt generation scheme, where KR\_x\_ISTAT represents any one of the 16-key release interrupt status bits.




Figure 39. Key Release Interrupt Generation

The backlight can be programmed to turn on as a consequence of a key press, using the KP\_BL\_EN bit in Register 0x02. To enable this feature, the following sequence should be observed:

- 1. Enable the row pull-ups using Register 0x1F.
- 2. Enable key scanning on rows and columns using Register 0x17.
- Enable backlight turn-on due to key press by setting KP\_BL\_EN in Register 0x02.
- 4. Set device to operating mode (nSTNBY = 1) in Register 0x00.

When a key is pressed, the backlight turns on. If the off timer is programmed, the backlight turns off, or the user can turn off the backlight by clearing BL EN.

If the user wants the backlight to turn on again with a subsequent key press, the KP\_INT and KR\_INT bits in Register 0x00 must be cleared.

# I/O EXPANSION PINS AND ILED PIN (AUXILIARY LED CURRENT SINKS)

The ILED pin and two of the I/O expansion pins (R3 and C3) can be used as auxiliary LED current sinks. Each LED current sink is programmable up to 14 mA (typical) and can be independently turned on and off.

The ILED pin is the current sink for LED 1. Its sink current can be set using LED1\_CURRENT in Register 0x14. The LED 1 sink can be enabled with LED1\_EN in Register 0x11.

The C3 pin is the current sink for LED 2. Its sink current can be set using LED2\_CURRENT in Register 0x15. The LED 2 sink can be enabled with LED2\_EN in Register 0x11.

The R3 pin is the current sink for LED 3. Its sink current can be set using LED3\_CURRENT in Register 0x16. The LED 3 sink can be enabled with LED3\_EN in Register 0x11.

The LEDx\_CURRENT registers are six bits wide, allowing the user to set the LED sink current to one of 64 different levels between 0 mA and 14 mA. The ADP5520 can implement two distinct algorithms, to achieve a linear and a nonlinear relationship between input code and sink current.

By default, the ADP5520 uses a linear algorithm (LED\_LAW = 0), where the LED sink current increases linearly for a corresponding increase of input code. LED sink current (in milliamps) is determined by the following equation:

$$LED Sink Current = Code \times (Fullscale\_Current/63)$$
 (3)

#### where:

Code is the input code programmed by the user. Fullscale\_Current is the maximum sink current allowed (typically 14 mA).




Figure 40. LED Current Sinks

The ADP5520 can also implement a nonlinear (square approximation) relationship between input code and LED sink current level. In this case (LED\_LAW = 1), the LED sink current (in milliamps) is determined by the following equation:

$$LED Sink Current = \left(Code \times \frac{\sqrt{Fullscale \_Current}}{63}\right)^{2}$$
 (4)

Figure 41 shows the auxiliary LED sink current levels vs. input code for both the linear and square law algorithms.




Figure 41. LED Sink Current vs. Code

Similar to the backlight current sink, the ADP5520 contains timers to facilitate the smooth fading between off and on states of the LED current sinks. All three LED sinks share a common fade-in (LED\_FI) timer as well as a common fade-out (LED\_FO) timer. The fade-in and fade-out timers are located in Register 0x13, and can be programmed to one of 15 settings ranging from 0.3 sec to 5.5 sec. Fade-in times represent the time it takes to fade from 0 mA to 14 mA. Fade-out times represent the time it takes to fade from 14 mA to 0 mA. Fading between intermediate settings is shorter. The fade timers should be programmed before asserting LEDx\_EN.

By default (LED\_LAW = 0), the ADP5520 implements a fading scheme using the linear algorithm (see Equation 3).




Figure 42. Linear Fade-In Times




Figure 43. Linear Fade-Out Times

To achieve a more natural fading experience to the eye, the fade timers can be used in conjunction with the square law approximation codes (see Equation 4) by setting LED\_LAW = 1.




Figure 44. Square Law Fade-In Times




Figure 45. Square Law Fade-Out Times

The LED current sinks have additional timers to facilitate blinking functions. A shared on timer (LED\_ONT) used in conjunction with three off timers (LED1\_OFFT, LED2\_OFFT, and LED3\_OFFT) allow the LED current sinks to be configured in various blinking modes. The on timer can be set to four different settings: 0.2 sec, 0.6 sec, 0.8 sec, and 1.2 sec. The off timers have four different settings: disabled, 0.6 sec, 0.8 sec, and 1.2 sec. Blink mode is activated by setting the off timers to any setting other than disabled.

All fade, on, and off timers should be programmed before enabling any of the LED current sinks. If LEDx is on during a blink cycle and LEDx\_EN is cleared, it turns off (or fades to off if fade-out is enabled). If LEDx is off during a blink cycle and LEDx\_EN is cleared, then it stays off.




Figure 46. LEDx Blink Mode with Fading

#### **INTERRUPT OUTPUT (nINT)**

The ADP5520 can generate interrupts to an external processor via its interrupt output, nINT. nINT is an active low open-drain pin that should be pulled up to VDDIO. nINT can be asserted by one of several internal blocks, as shown in Figure 47.




Figure 47. nINT Pin Drive

#### **RESET INPUT (nRST)**

The ADP5520 can be restored to a power-on reset state if the nRST pin is held low. nRST contains a debounce circuit, so the pin must be held low for greater than 75  $\mu s$  (typical) before a reset occurs.


## COMMUNICATION INTERFACE


Communication to the ADP5520 is done via its I<sup>2</sup>C-compatible serial interface. Figure 48 shows a typical write sequence for programming an internal register.

- The cycle begins with a start condition, followed by the chip write address (0x64).
- 2. The ADP5520 acknowledges the chip write address byte by pulling the data line low.
- The address of the register to which data is to be written is 3. sent next.
- The ADP5520 acknowledges the register address byte by pulling the data line low.
- 5. The data byte to be written is sent next.
- The ADP5520 acknowledges the data byte by pulling the 6.
- A stop condition completes the sequence.

Figure 49 shows a typical read sequence for reading back an internal register.

- The cycle begins with a start condition, followed by the chip write address (0x64).
- The ADP5520 acknowledges the chip write address byte by 2. pulling the data line low.
- The address of the register from which data is to be read is sent next.
- The ADP5520 acknowledges the register address byte by pulling the data line low.
- The cycle continues with a repeat start, followed by the 5. chip read address (0x65).
- 6. The ADP5520 acknowledges the chip read address byte by pulling the data line low.
- The ADP5520 places the contents of the previously addressed register on the bus for readback.
- There is a no acknowledge following the readback data byte, and the cycle is completed with a stop condition.





# **REGISTER MAP**

All registers are 0 on reset. Unused bits are read as 0.

Table 7.

Register Address	Register Name	Register Description			
0x00	MODE_STATUS	Sets device operating mode. Contains enables for backlight on/dim. Contains top-level interrupt			
UXUU	MODE_STATOS	status bits.			
0x01	INTERRUPT_ENABLE	Contains enables for allowing interrupts to assert nINT.			
0x02	BL_CONTROL	Sets parameters relating to backlight control.			
0x03	BL_TIME	Contains backlight off and dim timers.			
0x04	BL_FADE	Contains backlight fade-in and fade-out timers.			
0x05	DAYLIGHT_MAX	Sets daylight (L1) maximum current.			
0x06	DAYLIGHT_DIM	Sets daylight (L1) dim current.			
0x07	OFFICE_MAX	Sets office (L2) maximum current.			
0x08	OFFICE_DIM	Sets office (L2) dim current.			
0x09	DARK_MAX	Sets dark (L3) maximum current.			
0x0A	DARK_DIM	Sets dark (L3) dim current.			
0x0B	BL_VALUE	Read-only register of what the backlight is presently set to.			
0x0C	ALS_CMPR_CFG	Sets enables and filters for ambient light sensor comparators. Contains comparator output status bits.			
0x0D	L2_TRIP	Sets the light sensor comparator (L2_CMPR) threshold point.			
0x0E	L2_HYS	Sets the light sensor comparator (L2_CMPR hysteresis.			
0x0F	L3_TRIP	Sets the light sensor comparator (L3_CMPR) threshold point.			
0x10	L3_HYS	Sets the light sensor comparator (L3_CMPR) hysteresis.			
0x11	LED_CONTROL	Contains enables and configuration for the three auxiliary LED current sinks.			
0x12	LED_TIME	Contains the on and off timers for the three auxiliary LED current sinks.			
0x13	LED_FADE	Contains the fade-in and fade-out timers for the three auxiliary LED current sinks.			
0x14	LED1_CURRENT	Sets the LED 1 (ILED) sink current.			
0x15	LED2_CURRENT	Sets the LED 2 (C3) sink current.			
0x16	LED3_CURRENT	Sets the LED 3 (R3) sink current.			
0x17	GPIO_CFG_1	Configuration for I/O pins. (GPIOs or keypad matrix)			
0x18	GPIO_CFG_2	Configuration for I/O pins. (GPIO direction, input or output)			
0x19	GPIO_IN	Read-only register. Reflects the logic state of GPIO inputs.			
0x1A	GPIO_OUT	Sets GPIO output logic drive level.			
0x1B	GPIO_INT_EN	GPIO input interrupt enable.			
0x1C	GPIO_INT_STAT	GPIO input interrupt status.			
0x1D	GPIO_INT_LVL	Configures the GPIO input interrupt level that causes an interrupt (active high or low).			
0x1E	GPIO_DEBOUNCE	GPIO input debounce enable/disable.			
0x1F	GPIO_PULLUP	GPIO pull-up enable/disable.			
0x20	KP_INT_STAT_1	Read only register. Contains interrupt status information for key presses on Key A through Key H.			
0x21	KP_INT_STAT_2	Read-only register. Contains interrupt status information for key presses on Key I through Key P.			
0x22	KR_INT_STAT_1	Read-only register. Contains interrupt status information for key releases on Key A through Key H.			
0x23	KR_INT_STAT_2	Read-only register. Contains interrupt status information for key releases on Key I through Key P.			
0x24	KEY_STAT_1	Read-only register. Reflects the present state of Key A through Key H.			
0x25	KEY_STAT_2	Read-only register. Reflects the present state of Key I through Key P.			

# **DETAILED REGISTER DESCRIPTIONS**

If one of the interrupt bits in Table 8 is cleared and there is a pending interrupt, nINT deasserts for  $50 \,\mu s$  and reasserts, but the status of the pending interrupt stays set.

Table 8. Register 0x00, Device Mode and Status (MODE\_STATUS)

Bit	Mnemonic	R/W	Description
7	nSTNBY	R/W	$0 =$ device is in standby mode. If $1.8 \text{ V} \leq \text{VDDIO} \leq 3.3 \text{ V}$ , then $I^2\text{C}$ , GPIO, and key scanning functions are available.
			1 = device is in operating mode. Additional functions, such as backlight driver, auxiliary LED sinks, and ambient light sensor functions, can be enabled.
6	BL_EN	R/W	0 = backlight driver is disabled.
			1 = backlight driver is enabled.
5	DIM_EN		0 = dim mode is disabled.
			1 = dim mode is enabled. Dim mode can be enabled in two ways. One is by manually setting this bit, in which case the backlight stays at a dim level until this bit is manually cleared. The second method is by setting the BL_DIMT timer, in which case an internal state machine sets this bit when the timer expires.
4	OVP_INT	R/W	0 = no overvoltage protection (OVP) condition.
			1 = OVP condition detected. Once set, this bit can be cleared by writing a 1 to it.
3	CMPR_INT		0 = no ambient light sensor comparators have triggered.
			1 = One of the ambient light sensor comparators has triggered. Once set, this bit can be cleared by writing a 1 to it.
2	GPI_INT		0 = no GPIO input interrupt detected.
			1 = GPIO input interrupt condition has occurred. To clear this interrupt bit, the GPIO interrupt status (Register 0x1C) must be cleared first. Then this bit can be cleared by writing a 1 to it.
1	KR_INT		0 = no key release interrupt present.
			1 = key release detected. To clear this interrupt bit, Key Release Interrupt Status 1 (Register 0x22) and Key Release Interrupt Status 2 (Register 0x23) must be cleared first. Then this bit can be cleared by writing a 1 to it.
0	KP_INT		0 = no key press interrupt present.
			1 = key press detected. To clear this interrupt bit, Key Press Interrupt Status 1 (Register 0x20) and Key Press Interrupt Status 2 (Register 0x21) must be cleared first. Then this bit can be cleared by writing a 1 to it.

Table 9. Register 0x01, Interrupt Enable (INTERRUPT\_ENABLE)

Bit	Mnemonic	R/W	Description
7 to 5			Unused.
4	AUTO_LD_EN	R/W	0 = autoload disabled.
			1 = autoload enabled. A 1 mA dummy load turns on when the backlight code is less than 8 (linear law) or less than Code 32 (square law).
3	CMPR_IEN	R/W	0 = ambient light sensor comparators interrupt disabled.
			1 = ambient light sensor comparators interrupt enabled.
2	OVP_IEN	R/W	0 = OVP interrupt disabled.
			1 = OVP interrupt enabled.
1	KR_IEN	R/W	0 = key release interrupt disabled.
			1 = key release interrupt enabled.
0	KP_IEN	R/W	0 = key press interrupt disabled.
			1 = key press interrupt enabled.

Table 10. Register 0x02, Backlight Control (BL\_CONTROL)

Bit	Mnemonic	R/W	Description
7 to 6	BL_LVL	R/W	Brightness level control for the backlight.
			00 = daylight (L1).
			01 = office (L2).
			10 = dark (L3).
			See the description for the BL_AUTO_ADJ bit.
5 to 4	BL_LAW	R/W	Backlight fade-on/fade-off transfer characteristic.
			00 = linear.
			01 = square.
			10 = Cubic 1.
			11 = Cubic 2.
3	BL_AUTO_ADJ	R/W	0 = ambient light sensor comparators have no effect on the backlight operating level. The user can manually adjust backlight operating level using the BL_LVL bits.
			1 = ambient light sensor comparators automatically adjust the backlight operating level. The internal state machine takes control of the BL_LVL bits.
2	OVP_EN	R/W	0 = backlight ramp-down during OVP disabled.
			1 = backlight ramp-down during OVP enabled.
1	FOVR	R/W	0 = backlight fade override disabled.
			1 = backlight fade override enabled.
0	KP_BL_EN	R/W	0 = key press has no effect on the backlight.
			1 = key press causes internal state machine to assert BL_EN and turn on the backlight. If this function is used, this bit should be asserted before asserting nSTNBY = 1.

Table 11. Register 0x03, Backlight Off and Dim Timers (BL\_TIME)

Bit	Mnemonic	R/W	Description
7 to 4	BL_OFFT	R/W	Backlight off timer (timer should be set before BL_EN is set).
			0000 = timer disabled.
			0001 = 10 sec.
			0010 = 15 sec.
			0011 = 20 sec.
			0100 = 25 sec.
			0101 = 30 sec.
			0110 = 35 sec.
			0111 = 40 sec.
			1000 = 50 sec.
			1001 = 60 sec.
			1010 = 70 sec.
			1011 = 80 sec.
			1100 = 90 sec.
			1101 = 100 sec.
			1110 = 110 sec.
			1111 = 120 sec.
3 to 0	BL_DIMT	R/W	Backlight dim timer (timer should be set before BL_EN is set).
			0000 = timer disabled.
			0001 = 10  sec.
			0010 = 15  sec.
			0011 = 20  sec.
			0100 = 25 sec.
			0101 = 30  sec.
			0110 = 35 sec.
			0111 = 40 sec.
			1000 = 50  sec.
			1001 = 60 sec.

Bit	Mnemonic	R/W	Description
			1010 = 70 sec.
			1011 = 80 sec.
			1100 = 90 sec.
			1101 = 100 sec.
			1110 = 110 sec.
			1111 = 120 sec.

# Table 12. Register 0x04, Backlight Fade-In and Fade-Out Timers (BL\_FADE)

Bit	Mnemonic	R/W	Description
7 to 4	BL_FO	R/W	Backlight fade-out timer (timer should be set before BL_EN is set).
			0000 = timer disabled.
			0001 = 0.3 sec.
			0010 = 0.6 sec.
			0011 = 0.9 sec.
			0100 = 1.2 sec.
			0101 = 1.5 sec.
			0110 = 1.8 sec.
			0111 = 2.1 sec.
			1000 = 2.4  sec.
			1001 = 2.7 sec.
			1010 = 3.0 sec.
			1011 = 3.5 sec.
			1100 = 4.0 sec.
			1101 = 4.5 sec.
			1110 = 5.0 sec.
			1111 = 5.5 sec.
3 to 0	BL_FI	R/W	Backlight fade-in timer (timer should be set before BL_EN is set).
			0000 = timer disabled.
			0001 = 0.3  sec.
			0010 = 0.6 sec.
			0011 = 0.9 sec.
			0100 = 1.2 sec.
			0101 = 1.5 sec.
			0110 = 1.8 sec.
			0111 = 2.1 sec.
			1000 = 2.4 sec.
			1001 = 2.7 sec.
			1010 = 3.0 sec.
			1011 = 3.5 sec.
			1100 = 4.0 sec.
			1101 = 4.5 sec.
			1110 = 5.0 sec.
			1111 = 5.5 sec.

### Table 13. Register 0x05, Level 1 (Daylight) Maximum Current (DAYLIGHT\_MAX)

Bit	Mnemonic	R/W	Description
7 6 to 0	DAYLIGHT_MAX	R/W	Unused.  Maximum current setting for the backlight when BL_LVL is at Level 1 (daylight). See Figure 16 for backlight current vs. sink code relationship.

Bit	Mnemonic	R/W	Description
7			Unused.
6 to 0	DAYLIGHT_DIM	R/W	Dim current setting for the backlight when BL_LVL is at Level 1 (daylight). See Figure 16 for backlight current vs. sink code relationship.

### Table 15. Register 0x07, Level 2 (Office) Maximum Current (OFFICE\_MAX)

Bit	Mnemonic	R/W	Description
7			Unused.
6 to 0	OFFICE_MAX	R/W	Maximum current setting for the backlight when BL_LVL is at Level 2 (office). See Figure 16 for backlight current vs. sink code relationship.

#### Table 16. Register 0x08, Level 2 (Office) Dim Current (OFFICE\_DIM)

Bit	Mnemonic	R/W	Description
7			Unused.
6 to 0	OFFICE_DIM	R/W	Dim current setting for the backlight when BL_LVL is at Level 2 (office). See Figure 16 for backlight current vs. sink code relationship.

#### Table 17. Register 0x09, Level 3 (Dark) Maximum Current (DARK\_MAX)

Bit	Mnemonic	R/W	Description
7			Unused.
6 to 0	DARK_MAX	R/W	Maximum current setting for the backlight when BL_LVL is at Level 3 (dark). See Figure 16 for backlight current vs. sink code relationship.

#### Table 18. Register 0x0A, Level 3 (Dark) Dim Current (DARK\_DIM)

Bit	Mnemonic	R/W	Description
7			Unused.
6 to 0	DARK_DIM	R/W	Dim current setting for the backlight when BL_LVL is at Level 3 (dark). See Figure 16 for backlight current vs. sink code relationship.

#### Table 19. Register 0x0B, Backlight Current Value (BL\_VALUE)

Bit	Mnemonic	R/W	Description
7			Unused.
6 to 0	BL_VALUE	R	Read-only register. Contains the present value to which the backlight is programmed.

### Table 20. Register 0x0C, Light Sensor Comparator Configuration (ALS\_CMPR\_CFG)

Bit	Mnemonic	R/W	Description
7 to 5	FILT	R/W	Light sensor filter time.
			000 = 0.08  sec.
			001 = 0.16 sec.
			010 = 0.32 sec.
			011 = 0.64 sec.
			100 = 1.28 sec.
			101 = 2.56 sec.
			110 = 5.12 sec.
			111 = 10.24 sec.
4	FORCE_RD	R/W	Forces the light sensor comparator to perform a single conversion. This bit is cleared by the internal state machine when the conversion is complete.
3	L3_OUT	R	0 = ambient light is greater than Level 3 (dark).
			1 = L3_CMPR comparator has detected a change in ambient light from Level 2 (office) to Level 3 (dark).
2	L2_OUT	R	0 = ambient light is greater than Level 2 (office).
			1 = L2_CMPR comparator has detected a change in ambient light from Level 1 (daylight) to Level 2 (office).
1	L3_EN	R/W	0 = disable Comparator L3_CMPR.
			1 = enable Comparator L3_CMPR. If automatic backlight adjustment is required, BL_AUTO_ADJ must be set also.

Bit	Mnemonic	R/W	Description
0	L2_EN	R/W	0 = disable Comparator L2_CMPR.
			1 = enable Comparator L2_CMPR. If automatic backlight adjustment is required, BL_AUTO_ADJ must be set also.

#### Table 21. Register 0x0D, Level 2 (Office) Comparator Trip Point (L2\_TRIP)

Bit Mn	nemonic	R/W	Description
7 to 0 L2_	_TRIP		Sets the trip value for Comparator L2_CMPR. If ambient light levels fall below this trip point, L2_OUT is set. Each code is equal to 4 μA (typical). Full scale is 1000 μA (typical).

#### Table 22. Register 0x0E, Level 2 (Office) Comparator Hysteresis (L2\_HYS)

Bit	Mnemonic	R/W	Description
7 to 0	L2_HYS	R/W	Sets the hysteresis value for Comparator L2_CMPR. If ambient light levels increase above L2_TRIP +
			L2 HYS, then L2 OUT is cleared. Each code is equal to 4 µA (typical). Full scale is 1000 µA (typical).

#### Table 23. Register 0x0F, Level 3 (Dark) Comparator Trip Point (L3\_TRIP)

Bit	Mnemonic	R/W	Description
7 to 0	L3_TRIP	R/W	Sets the trip value for Comparator L3_CMPR. If ambient light levels fall below this trip point,
			L3_OUT is set. Each code is equal to 0.5 μA (typical). Full scale is 127 μA (typical).

#### Table 24. Register 0x10, Level 3 (Dark) Comparator Hysteresis (L3\_HYS)

Bit	Mnemonic	R/W	Description
7 to 0	L3_HYS	R/W	Sets the hysteresis value for Comparator L3_CMPR. If ambient light levels increase above L3_TRIP + L3_HYS, then L3_OUT is cleared. Each code is equal to 0.5 $\mu$ A (typical). Full scale is 127 $\mu$ A (typical).

## Table 25. Register 0x11, LED Control (LED\_CONTROL)

Bit	Mnemonic	R/W	Description
7 to 6			Unused.
5	R3_MODE	R/W	0 = R3 is configured as a current sink (LED 3).
			1 = R3 is configured as a GPIO (D3).
4	C3_MODE	R/W	0 = C3 is configured as a current sink (LED 2).
			1 = C3 is configured as a GPIO (D7).
3	LED_LAW	R/W	LED current sink fade-on/fade-off transfer characteristic.
			0 = linear.
			1 = square.
2	LED3_EN		0 = LED 3 is disabled.
			1 = LED 3 is enabled.
1	LED2_EN		0 = LED 2 is disabled.
			1 = LED 2 is enabled.
0	LED1_EN		0 = LED 1 is disabled.
			1 = LED 1 is enabled.

## Table 26. Register 0x12, Auxiliary LED On and Off Timers (LED\_TIME)

Bit	Mnemonic	R/W	Description
7 to 6	LED_ONT	R/W	Sets the LED on time when used in conjunction with the LEDx_OFFT timer to perform LED blinking. All three LED sinks share this common timer.
			00 = 0.2  sec.
			01 = 0.6 sec.
			10 = 0.8 sec.
			11 = 1.2 sec.
5 to 4	LED3_OFFT	R/W	Sets the LED 3 off time when used in conjunction with the LED_ONT timer to perform LED blinking. LED 3 stays on continuously if the timer is disabled.
			00 = LED 3 timer disabled.
			01 = 0.6 sec.
			10 = 0.8  sec.
-			11 = 1.2 sec.

Bit	Mnemonic	R/W	Description
3 to 2	LED2_OFFT	R/W	Sets the LED 2 off time when used in conjunction with the LED_ONT timer to perform LED blinking. LED 2 stays on continuously if the timer is disabled.
			00 = LED 2 timer disabled.
			01 = 0.6 sec.
			10 = 0.8 sec.
			11 = 1.2 sec.
1 to 0	LED1_OFFT	R/W	Sets the LED 1 off time when used in conjunction with the LED _ONT timer to perform LED blinking. LED 1 stays on continuously if the timer is disabled.
			00 = LED 1 timer disabled.
			01 = 0.6 sec.
			10 = 0.8 sec.
			11 = 1.2 sec.

Table 27. Register 0x13, LED Fade-In and Fade-Out Timers (LED\_FADE)

Bit	Mnemonic	R/W	Description
7 to 4	LED_FO	R/W	LED fade-out timer (timer should be set before LED x_EN is enabled).
			0000 = timer disabled.
			0001 = 0.3  sec.
			0010 = 0.6 sec.
			0011 = 0.9 sec.
			0100 = 1.2 sec.
			0101 = 1.5 sec.
			0110 = 1.8 sec.
			0111 = 2.1 sec.
			1000 = 2.4  sec.
			1001 = 2.7 sec.
			1010 = 3.0 sec.
			1011 = 3.5 sec.
			1100 = 4.0 sec.
			1101 = 4.5 sec.
			1110 = 5.0 sec.
			1111 = 5.5 sec.
3 to 0	LED_FI	R/W	LED fade-in timer (timer should be set before LED x_EN is enabled).
			0000 = timer disabled.
			0001 = 0.3  sec.
			0010 = 0.6 sec.
			0011 = 0.9  sec.
			0100 = 1.2  sec.
			0101 = 1.5  sec.
			0110 = 1.8 sec.
			0111 = 2.1 sec.
			1000 = 2.4  sec.
			1001 = 2.7 sec.
			1010 = 3.0 sec.
			1011 = 3.5 sec.
			1100 = 4.0 sec.
			1101 = 4.5 sec.
			1110 = 5.0 sec.
			1111 = 5.5 sec.

#### Table 28. Register 0x14, LED 1 Sink Current (LED1\_CURRENT)

Bit	Mnemonic	R/W	Description
7 to 6			Unused.
5 to 0	LED1_CURRENT	R/W	Sink current setting for LED 1. See Figure 41 for LED sink current vs. code relationship.

#### Table 29. Register 0x15, LED 2 Sink Current (LED2\_CURRENT)

Bit	Mnemonic	R/W	Description
7 to 6			Unused.
5 to 0	LED2_CURRENT	R/W	Sink current setting for LED 2. See Figure 41 for LED sink current vs. code relationship.

#### Table 30. Register 0x16, LED 3 Sink Current (LED3\_CURRENT)

Bit	Mnemonic	R/W	Description
7 to 6			Unused.
5 to 0	LED3_CURRENT	R/W	Sink current setting for LED 3. See Figure 41 for LED sink current vs. code relationship.

### Table 31. Register 0x17, GPIO Configuration 1 (Pin Configuration) (GPIO\_CFG\_1)

Bit	Mnemonic	R/W	Description
7	C3_CONFIG	R/W	0 = C3 is configured as a GPIO (D7).
			1 = C3 is configured as a keypad column (Column 3). Ensure that C3_MODE = 1 when C3 is to be used as a GPIO or a keypad column.
6	C2_CONFIG	R/W	0 = C2 is configured as a GPIO (D6).
			1 = C2 is configured as a keypad column (Column 2).
5	C1_CONFIG	R/W	0 = C1 is configured as a GPIO (D5).
			1 = C1 is configured as a keypad column (Column 1).
4	C0_CONFIG	R/W	0 = C0 is configured as a GPIO (D4).
			1 = C0 is configured as a keypad column (Column 0).
3	R3_CONFIG	R/W	0 = R3 is configured as a GPIO (D3).
			1 = R3 is configured as a keypad row (Row 3). Ensure that R3_MODE = 1 when R3 is to be used as a GPIO or a keypad row.
2	R2_CONFIG	R/W	0 = R2 is configured as a GPIO (D2).
			1 = R2 is configured as a keypad row (Row 2).
1	R1_CONFIG	R/W	0 = R1 is configured as a GPIO (D1).
			1 = R1 is configured as a keypad row (Row 1).
0	R0_CONFIG	R/W	0 = R0 is configured as a GPIO (D0).
			1 = R0 is configured as a keypad row (Row 0).

#### Table 32. Register 0x18, GPIO Configuration 2 (GPIO Direction) (GPIO\_CFG\_2)

Bit	Mnemonic	R/W	Description
7	D7_DIR	R/W	0 = D7 is configured as an input.
			1 = D7 is configured as an output.
6	D6_DIR	R/W	0 = D6 is configured as an input.
			1 = D6 is configured as an output.
5	D5_DIR	R/W	0 = D5 is configured as an input.
			1 = D5 is configured as an output.
4	D4_DIR	R/W	0 = D4 is configured as an input.
			1 = D4 is configured as an output.
3	D3_DIR	R/W	0 = D3 is configured as an input.
			1 = D3 is configured as an output.
2	D2_DIR	R/W	0 = D2 is configured as an input.
			1 = D2 is configured as an output.
1	D1_DIR	R/W	0 = D1 is configured as an input.
			1 = D1 is configured as an output.
0	D0_DIR	R/W	0 = D0 is configured as an input.
			1 = D0 is configured as an output.

Table 33. Register 0x19, GPIO Input Status (GPIO\_IN)

Bit	Mnemonic	R/W	Description
7	D7_IN	R	0 = D7 input is low.
			1 = D7 input is high.
6	D6_IN	R	0 = D6 input is low.
			1 = D6 input is high.
5	D5_IN	R	0 = D5 input is low.
			1 = D5 input is high.
4	D4_IN	R	0 = D4 input is low.
			1 = D4 input is high.
3	D3_IN	R	0 = D3 input is low.
			1 = D3 input is high.
2	D2_IN	R	0 = D2 input is low.
			1 = D2 input is high.
1	D1_IN	R	0 = D1 input is low.
			1 = D1 input is high.
0	D0_IN	R	0 = D0 input is low.
			1 = D0 input is high.

Table 34. Register 0x1A, GPIO Output Drive (GPIO\_OUT)

Bit	Mnemonic	R/W	Description
7	D7_OUT	R/W	0 = D7 output is driven low.
			1 = D7 output is driven high.
6	D6_OUT	R/W	0 = D6 output is driven low.
			1 = D6 output is driven high.
5	D5_OUT	R/W	0 = D5 output is driven low.
			1 = D5 output is driven high.
4	D4_OUT	R/W	0 = D4 output is driven low.
			1 = D4 output is driven high.
3	D3_OUT	R/W	0 = D3 output is driven low.
			1 = D3 output is driven high.
2	D2_OUT	R/W	0 = D2 output is driven low.
			1 = D2 output is driven high.
1	D1_OUT	R/W	0 = D1 output is driven low.
			1 = D1 output is driven high.
0	D0_OUT	R/W	0 = D0 output is driven low.
			1 = D0 output is driven high.

Table 35. Register 0x1B, GPIO Interrupt Enable (GPIO\_INT\_EN)

Bit	Mnemonic	R/W	Description
7	D7_IN_IEN	R/W	0 = prevents D7 input from generating interrupts on nINT.
			1 = allows D7 input to generate interrupts on nINT.
6	D6_IN_IEN	R/W	0 = prevents D6 input from generating interrupts on nINT.
			1 = allows D6 input to generate interrupts on nINT.
5	D5_IN_IEN	R/W	0 = prevents D5 input from generating interrupts on nINT.
			1 = allows D5 input to generate interrupts on nINT.
4	D4_IN_IEN	R/W	0 = prevents D4 input from generating interrupts on nINT.
			1 = allows D4 input to generate interrupts on nINT.
3	D3_IN_IEN	R/W	0 = prevents D3 input from generating interrupts on nINT.
			1 = allows D3 input to generate interrupts on nINT.
2	D2_IN_IEN	R/W	0 = prevents D2 input from generating interrupts on nINT.
			1 = allows D2 input to generate interrupts on nINT.

Bit	Mnemonic	R/W	Description
1	D1_IN_IEN	R/W	0 = prevents D1 input from generating interrupts on nINT.
			1 = allows D1 input to generate interrupts on nINT.
0	D0_IN_IEN	R/W	0 = prevents D0 input from generating interrupts on nINT.
			1 = allows D0 input to generate interrupts on nINT.

## Table 36. Register 0x1C, GPIO Interrupt Status (GPIO\_INT\_STAT)

Bit	Mnemonic	R/W	Description
7	D7_IN_ISTAT	R	0 = no interrupt detected.
			1 = interrupt condition detected on D7_IN. Bit cleared when read twice.
6	D6_IN_ISTAT	R	0 = no interrupt detected.
			1 = interrupt condition detected on D6_IN. Bit cleared when read twice.
5	D5_IN_ISTAT	R	0 = no interrupt detected.
			1 = interrupt condition detected on D5_IN. Bit cleared when read twice.
4	D4_IN_ISTAT	R	0 = no interrupt detected.
			1 = interrupt condition detected on D4_IN. Bit cleared when read twice.
3	D3_IN_ISTAT	R	0 = no interrupt detected.
			1 = interrupt condition detected on D3_IN. Bit cleared when read twice.
2	D2_IN_ISTAT	R	0 = no interrupt detected.
			1 = interrupt condition detected on D2_IN. Bit cleared when read twice.
1	D1_IN_ISTAT	R	0 = no interrupt detected.
			1 = interrupt condition detected on D1_IN. Bit cleared when read twice.
0	D0_IN_ISTAT	R	0 = no interrupt detected.
			1 = interrupt condition detected on D0_IN. Bit cleared when read twice.

Table 37. Register 0x1D, GPIO Interrupt Level Configuration (GPIO\_INT\_LVL)

Bit	Mnemonic	R/W	Description
7	D7_ILVL	R/W	0 = interrupt generated when D7_IN is low.
			1 = interrupt generated when D7_IN is high.
6	D6_ILVL	R/W	0 = interrupt generated when D6_IN is low.
			1 = interrupt generated when D6_IN is high.
5	D5_ILVL	R/W	0 = interrupt generated when D5_IN is low.
			1 = interrupt generated when D5_IN is high.
4	D4_ILVL	R/W	0 = interrupt generated when D4_IN is low.
			1 = interrupt generated when D4_IN is high.
3	D3_ILVL	R/W	0 = interrupt generated when D3_IN is low.
			1 = interrupt generated when D3_IN is high.
2	D2_ILVL	R/W	0 = interrupt generated when D2_IN is low.
			1 = interrupt generated when D2_IN is high.
1	D1_ILVL	R/W	0 = interrupt generated when D1_IN is low.
			1 = interrupt generated when D1_IN is high.
0	D0_ILVL	R/W	0 = interrupt generated when D0_IN is low.
			1 = interrupt generated when D0_IN is high.

Table 38. Register 0x1E, GPIO Input Debounce Enable/Disable (GPIO\_DEBOUNCE)

Bit	Mnemonic	R/W	Description
7	D7_IN_DBNC	R/W	0 = D7_IN debounce enabled.
			1 = D7_IN debounce disabled.
6	D6_IN_DBNC	R/W	0 = D6_IN debounce enabled.
			1 = D6_IN debounce disabled.
5	D5_IN_DBNC	R/W	0 = D5_IN debounce enabled.
			1 = D5_IN debounce disabled.
4	D4_IN_DBNC	R/W	0 = D4_IN debounce enabled.
			1 = D4_IN debounce disabled.
3	D3_IN_DBNC	R/W	0 = D3_IN debounce enabled.
			1 = D3_IN debounce disabled.
2	D2_IN_DBNC	R/W	0 = D2_IN debounce enabled.
			1 = D2_IN debounce disabled.
1	D1_IN_DBNC	R/W	0 = D1_IN debounce enabled.
			1 = D1_IN debounce disabled.
0	D0_IN_DBNC	R/W	0 = D0_IN debounce enabled.
			1 = D0_IN debounce disabled.

## Table 39. Register 0x1F, GPIO Pull-Up Enable/Disable (GPIO\_PULLUP)

Bit	Mnemonic	R/W	Description
7	D7_PULL	R/W	0 = D7_IN pull-up disabled.
			1 = D7_IN pull-up enabled.
6	D6_PULL	R/W	0 = D6_IN pull-up disabled.
			1 = D6_IN pull-up enabled.
5	D5_PULL	R/W	0 = D5_IN pull-up disabled.
			1 = D5_IN pull-up enabled.
4	D4_PULL	R/W	0 = D4_IN pull-up disabled.
			1 = D4_IN pull-up enabled.
3	D3_PULL	R/W	0 = D3_IN pull-up disabled.
			1 = D3_IN pull-up enabled.
2	D2_PULL	R/W	0 = D2_IN pull-up disabled.
			1 = D2_IN pull-up enabled.
1	D1_PULL	R/W	0 = D1_IN pull-up disabled.
			1 = D1_IN pull-up enabled.
0	D0_PULL	R/W	0 = D0_IN pull-up disabled.
			1 = D0_IN pull-up enabled.

## Table 40. Register 0x20, Key Press Interrupt Status 1 (KP\_INT\_STAT\_1)

Bit	Mnemonic	R/W	Description
7	KP_A_ISTAT	R	0 = no interrupt detected.
			1 = interrupt due to Key A press. Bit cleared on read.
6	KP_B_ISTAT	R	0 = no interrupt detected.
			1 = interrupt due to Key B press. Bit cleared on read.
5	KP_C_ISTAT	R	0 = no interrupt detected.
			1 = interrupt due to Key C press. Bit cleared on read.
4	KP_D_ISTAT	R	0 = no interrupt detected.
			1 = interrupt due to Key D press. Bit cleared on read.
3	KP_E_ISTAT	R	0 = no interrupt detected.
			1 = interrupt due to Key E press. Bit cleared on read.

Bit	Mnemonic	R/W	Description
2	KP_F_ISTAT	R	0 = no interrupt detected.
			1 = interrupt due to Key F press. Bit cleared on read.
1	KP_G_ISTAT	R	0 = no interrupt detected.
			1 = interrupt due to Key G press. Bit cleared on read.
0	KP_H_ISTAT	R	0 = no interrupt detected.
			1 = interrupt due to Key H press. Bit cleared on read.

#### Table 41. Register 0x21, Key Press Interrupt Status 2 (KP\_INT\_STAT\_2)

Bit	Mnemonic	R/W	Description
7	KP_I_ISTAT	R	0 = no interrupt detected.
			1 = interrupt due to Key I press. Bit cleared on read.
6	KP_J_ISTAT	R	0 = no interrupt detected.
			1 = interrupt due to Key J press. Bit cleared on read.
5	KP_K_ISTAT	R	0 = no interrupt detected.
			1 = interrupt due to Key K press. Bit cleared on read.
4	KP_L_ISTAT	R	0 = no interrupt detected.
			1 = interrupt due to Key L press. Bit cleared on read.
3	KP_M_ISTAT	R	0 = no interrupt detected.
			1 = interrupt due to Key M press. Bit cleared on read.
2	KP_N_ISTAT	R	0 = no interrupt detected.
			1 = interrupt due to Key N press. Bit cleared on read.
1	KP_O_ISTAT	R	0 = no interrupt detected.
			1 = interrupt due to Key O press. Bit cleared on read.
0	KP_P_ISTAT	R	0 = no interrupt detected.
			1 = interrupt due to Key P press. Bit cleared on read.

#### Table 42. Register 0x22, Key Release Interrupt Status 1 (KR\_INT\_STAT\_1)

Bit	Mnemonic	R/W	Description
7	KR_A_ISTAT	R	0 = no interrupt detected.
			1 = interrupt due to Key A release. Bit cleared on read.
6	KR_B_ISTAT	R	0 = no interrupt detected.
			1 = interrupt due to Key B release. Bit cleared on read.
5	KR_C_ISTAT	R	0 = no interrupt detected.
			1 = interrupt due to Key C release. Bit cleared on read.
4	KR_D_ISTAT	R	0 = no interrupt detected.
			1 = interrupt due to Key D release. Bit cleared on read.
3	KR_E_ISTAT	R	0 = no interrupt detected.
			1 = interrupt due to Key E release. Bit cleared on read.
2	KR_F_ISTAT	R	0 = no interrupt detected.
			1 = interrupt due to Key F release. Bit cleared on read.
1	KR_G_ISTAT	R	0 = no interrupt detected.
			1 = interrupt due to Key G release. Bit cleared on read.
0	KR_H_ISTAT	R	0 = no interrupt detected.
			1 = interrupt due to Key H release. Bit cleared on read.

### Table 43. Register 0x23, Key Release Interrupt Status 2 (KR\_INT\_STAT\_2)

Bit	Mnemonic	R/W	Description
7	KR_I_ISTAT	R	0 = no interrupt detected.
			1 = interrupt due to Key I release. Bit cleared on read.
6	KR_J_ISTAT	R	0 = no interrupt detected.
			1 = interrupt due to Key J release. Bit cleared on read.
5	KR_K_ISTAT	R	0 = no interrupt detected.
			1 = interrupt due to Key K release. Bit cleared on read.

Bit	Mnemonic	R/W	Description
4	KR_L_ISTAT	R	0 = no interrupt detected.
			1 = interrupt due to Key L release. Bit cleared on read.
3	KR_M_ISTAT	R	0 = no interrupt detected.
			1 = interrupt due to Key M release. Bit cleared on read.
2	KR_N_ISTAT	R	0 = no interrupt detected.
			1 = interrupt due to Key N release. Bit cleared on read.
1	KR_O_ISTAT	R	0 = no interrupt detected.
			1 = interrupt due to Key O release. Bit cleared on read.
0	KR_P_ISTAT	R	0 = no interrupt detected.
			1 = interrupt due to Key P release. Bit cleared on read.

## Table 44. Register 0x24, Key Status 1 (KEY\_STAT\_1)

Bit	Mnemonic	R/W	Description
7	KEY_A_STAT	R	0 = Key A is currently released.
			1 = Key A is currently pressed.
6	KEY_B_STAT	R	0 = Key B is currently released.
			1 = Key B is currently pressed.
5	KEY_C_STAT	R	0 = Key C is currently released.
			1 = Key C is currently pressed.
4	KEY_D_STAT	R	0 = Key D is currently released.
			1 = Key D is currently pressed.
3	KEY_E_STAT	R	0 = Key E is currently released.
			1 = Key E is currently pressed.
2	KEY_F_STAT	R	0 = Key F is currently released.
			1 = Key F is currently pressed.
1	KEY_G_STAT	R	0 = Key G is currently released.
			1 = Key G is currently pressed.
0	KEY_H_STAT	R	0 = Key H is currently released.
			1 = Key H is currently pressed.

## Table 45. Register 0x25, Key Status 2 (KEY\_STAT\_2)

Bit	Mnemonic	R/W	Description
7	KEY_I_STAT	R	0 = Key I is currently released.
			1 = Key I is currently pressed.
6	KEY_J_STAT	R	0 = Key J is currently released.
			1 = Key J is currently pressed.
5	KEY_K_STAT	R	0 = Key K is currently released.
			1 = Key K is currently pressed.
4	KEY_L_STAT	R	0 = Key L is currently released.
			1 = Key L is currently pressed.
3	KEY_M_STAT	R	0 = Key M is currently released.
			1 = Key M is currently pressed.
2	KEY_N_STAT	R	0 = Key N is currently released.
			1 = Key N is currently pressed.
1	KEY_O_STAT	R	0 = Key O is currently released.
			1 = Key O is currently pressed.
0	KEY_P_STAT	R	0 = Key P is currently released.
			1 = Key P is currently pressed.

# APPLICATIONS INFORMATION CONVERTER TOPOLOGY

The ADP5520 backlight driver utilizes a dc-to-dc step-up (boost) converter to achieve the high voltage levels required to drive up to six white LEDs in series. Figure 50 shows the basic asynchronous boost converter topology.




Figure 50. Basic Asynchronous Boost Converter Topology

Assuming an initial steady state condition where the switch has been open for a long time, then the output voltage (VOUT) is equal to the input voltage (VIN), minus a diode drop.

If the switch is closed, the output voltage maintains its value as the diode blocks its path to ground. The inductor, however, has a voltage differential across its terminals. Current in an inductor cannot change instantaneously, so it increases linearly at a rate of

$$di/dt = VIN/I$$
.

where *L* is the inductance value in Henrys.

If the switch is kept closed, the current increases until the inductor reaches its saturation limit, at which point the inductor becomes a dc path to ground. Therefore, the switch should be kept closed only long enough to build some transient energy in the inductor, but not so long that the inductor becomes saturated.

When the switch is opened, the current that has built up in the inductor continues to flow (as previously mentioned, the current in an inductor cannot change instantaneously), so the voltage at the top of the switch increases and forward biases the diode, allowing the inductor current to charge the capacitor, and, therefore, increase the overall output voltage level. If the switch is continuously opened and closed, the output voltage continues to increase.

Figure 51 shows the boost configuration as used in the ADP5520. A Schottky diode is used due to its fast turn-on time and low forward voltage drop. An input capacitor is added to reduce ripple voltage that is generated on the input supply due to charging/discharging of the inductor. An integrated power switch is used to control current levels in the inductor. A control loop consisting of a feedback signal, some safety limiting features, and a switch drive signal complete the boost converter topology.




Figure 51. Boost Configuration

The ADP5520 uses a current-limiting PFM control scheme. For medium to large output currents, the converter operates in pseudo continuous conduction mode (CCM). It generates bursts of peak current limited pulses (600 mA typical) in the inductor, as shown in Figure 9.

For light output currents, the converter operates in pseudo discontinuous conduction mode (DCM). It generates bursts of small (200 mA typical) and medium (400 mA typical) current pulses in the inductor, as shown in Figure 11.

To maintain reasonable burst frequencies during very light load conditions, an automatic dummy load feature is available. When enabled, the 1 mA dummy load is activated if the backlight sink current code drops below 8 while in linear law mode, or if the backlight sink current code drops below 32 while in square law mode.

#### **Safety Features**

The ADP5520 utilizes an overvoltage protection (OVP) circuit that monitors the boosted voltage on the output capacitor. If the LED string becomes open (due to a broken LED), the control circuit continually commands the boost voltage to increase. If the boost level exceeds the maximum process rating for the ADP5520, damage to the device can occur. The ADP5520 boost converter has an OVP limit of 27 V (typical).

The ADP5520 also has a feature that ramps down the backlight code when an OVP condition is detected. This may be useful in conditions where LEDs with marginally high forward voltages are used in low ambient conditions. The feature can be enabled by setting the OVP\_EN bit in Register 0x02.

The ADP5520 also features a thermal shutdown circuit. When the die junction temperature reaches 150°C (typical), the boost converter shuts down. It remains shut down until the die temperature falls by 10°C (typical).

#### **Component Selection**

The ADP5520 boost converter is designed for use with a 4.7  $\mu H$  inductor. Choose an inductor with a sufficient current rating to prevent it from going into saturation. The peak current limit of the ADP5520 is 750 mA (maximum), so choose an inductor with a greater saturation rating. To maximize efficiency, choose an inductor with a low series resistance (DCR).

The ADP5520 is an asynchronous boost and, as such, requires an external Schottky diode to conduct the inductor current to the output capacitor and LED string when the power switch is off. Ensure that the Schottky diode peak current rating is greater than the maximum inductor current. Choose a Schottky diode with an average current rating that is significantly larger than the maximum LED current. To prevent thermal runaway, derate the Schottky diode to ensure reliable operation at high junction temperatures. To maximize efficiency, select a Schottky diode with a low forward voltage. When the power switch is on, the Schottky diode blocks the dc path from the output capacitor to ground. Therefore, choose a Schottky diode with a reverse breakdown greater than the maximum boost voltage. A 40 V, 1 A Schottky diode is recommended.

The input capacitor carries the input ripple current, allowing the input power source to supply only the dc current. Use an input capacitor with sufficient ripple current rating to handle the inductor ripple. A 1  $\mu$ F X5R/X7R ceramic capacitor rated for 16 V dc bias is recommended for the input capacitance.

The output capacitor maintains the output voltage when the Schottky diode is not conducting. Due to the high levels of boost voltage required, a 1  $\mu$ F X5R/X7R ceramic capacitor rated for 50 V dc bias is recommended for output capacitance.

Note that dc bias characterization data is available from capacitor manufacturers and should be taken into account when selecting input and output capacitors.

#### **PCB LAYOUT**

Good PCB layout is important to maximize efficiency and to minimize noise and electromagnetic interference (EMI). To minimize large current loops, place the input capacitor, inductor, Schottky diode, and output capacitor as close as possible to each other and to the ADP5520 using wide tracks (use shapes where possible). For thermal relief, the exposed pad of the LFCSP package should be connected ground (GND).

PGND and GND should be connected to each other at the bottom of the output capacitor.

Figure 52 shows an example PCB layout with the main power components required for backlight driving.




Figure 52. Example PCB Layout

## **EXAMPLE CIRCUITS**




Figure 53. I/O Configuration Example 1




Figure 54. I/O Configuration Example 2




Figure 55. I/O Configuration Example 3




Figure 56. I/O Configuration Example 4




Figure 57. I/O Configuration Example 5




Figure 59. I/O Configuration Example 7




Figure 58. I/O Configuration Example 6




Figure 60. I/O Configuration Example 8

# **OUTLINE DIMENSIONS**




Figure 61. 24-Lead Lead Frame Chip Scale Package [LFCSP\_VQ] 4 mm × 4 mm Body, Very Thin Quad (CP-24-2) Dimensions shown in millimeters

#### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
ADP5520ACPZ-RL	−40°C to +85°C	24-Lead Lead Frame Chip Scale Package [LFCSP_VQ]	CP-24-2
ADP5520-EVALZ		Evaluation Board	

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part.

# **NOTES**

NOTES

# AMEYA360 Components Supply Platform

# **Authorized Distribution Brand:**

























## Website:

Welcome to visit www.ameya360.com

## Contact Us:

## > Address:

401 Building No.5, JiuGe Business Center, Lane 2301, Yishan Rd Minhang District, Shanghai , China

## > Sales:

Direct +86 (21) 6401-6692

Email amall@ameya360.com

QQ 800077892

Skype ameyasales1 ameyasales2

## Customer Service :

Email service@ameya360.com

# Partnership :

Tel +86 (21) 64016692-8333

Email mkt@ameya360.com